## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## Datasheet

## EasyPoint ${ }^{T M}$ N40P112

Navigation Module

## 1 General Description

EasyPoint ${ }^{\text {TM }}$ N40P112 is a miniature joystick module concept based on contact-less, magnetic movement detection. The integrated twodimensional linear encoder monitors the movement of the magnet incorporated in the knob and provides directly the $x$ and $y$ coordinates via ${ }^{2} C$ output. An integrated mechanical push button built in the module provides a "select" function.

Figure 1. N4OP112-xxxxx-H


## 2 Key Features

- XY coordinates direct read with 8-bit resolution
- 2.7 V to 3.6 V operating voltage
- Down to 1.7 V I/O voltage
- Lateral magnet movement radius up to 1.0 mm
- High-speed ${ }^{12} \mathrm{C}$ interface
- Configurable interrupt output for motion detection
- Push button feature


## 3 Applications

The EasyPoint ${ }^{\text {TM }}$ N40P112 is ideal for small form-factor manual input devices in battery operated equipment, such as Mobile phones, MP3 players, PDAs, GPS receivers, Gaming consoles and Analog joystick replacement.

## 4 Benefits

- High reliability due to magnetic non-contact sensing
- Low power consumption
- Two operating modes
- Idle mode
- Low Power mode

Figure 2. Typical Application Diagram
$\square$
Contents
1 General Description ..... 1
2 Key Features ..... 1
3 Applications ..... 1
4 Benefits ..... 1
5 Pin Assignments ..... 4
5.1 Pin Descriptions ..... 4
6 Absolute Maximum Ratings ..... 5
7 Electrical Characteristics. ..... 6
7.1 Operating Conditions ..... 6
7.2 Digital IO Pads DC/AC Characteristics. ..... 6
7.3 Switch Characteristics ..... 7
7.4 Mechanical Specifications ..... 8
7.5 Recommended Reflow Temperature Profile ..... 8
8 Using the N40P112 Module ..... 9
8.1 Powering up the Module. ..... 9
8.2 Registers Initialization ..... 9
8.3 C Source Code Example ..... 10
8.3.1 Initialization ..... 10
8.3.2 Offset Calibration ..... 10
8.3.3 Dead Zone area ..... 11
8.3.4 Interrupt Routine ..... 11
9 XY Coordinates Interpretation ..... 12
9.1 EasyPoint Operating Principle ..... 12
9.1.1 Knob Displacement and Register Value Relation ..... 13
9.2 Operation Principle ..... 14
$10 I^{2} \mathrm{C}$ interface ..... 15
10.1 Interface Operation ..... 15
10.2 $I^{2} \mathrm{C}$ Electrical Specification ..... 16
10.3 ${ }^{2} \mathrm{C}$ Timing ..... 17
$10.4 I^{2} \mathrm{C}$ Modes ..... 17
10.4.1 Automatic Increment of Address Pointer ..... 18
10.4.2 Invalid Addresses ..... 18
10.4.3 Reading ..... 18
10.4.4 Writing ..... 18
10.4.5 High Speed Mode ..... 21
10.4.6 Automatic Increment of Address Pointer ..... 22
10.4.7 Invalid Addresses ..... 22
10.5 SDA, SCL Input Filters ..... 22
$11 I^{2} \mathrm{C}$ Registers ..... 23
11.1 Control Register 1 (OFh) ..... 23
11.2 X Register (10h) ..... 25
11.3 Y_res_int Register (11h) ..... 25
11.4 Xp Register (12h) ..... 25
11.5 Xn Register (13h). ..... 25
11.6 Yp Register (14h) ..... 26
11.7 Yn Register (15h) ..... 26
11.8 M_ctrl Register (2Bh) ..... 26
11.9 J_ctrl Register (2Ch) ..... 27
11.10 T_ctrl Register (2Dh) ..... 27
11.11 Control Register 2 (2Eh) ..... 27
11.12 Registers Table ..... 28
12 Package Drawings and Markings ..... 30
13 Ordering Information ..... 33

## 5 Pin Assignments

Figure 3. N4OP112-xxxxx-H Schematics


### 5.1 Pin Descriptions

Table 1. Pin Descriptions

| Connector Pin \# | Pin Type | Description |
| :---: | :---: | :---: |
| 1 | Power | VDDp: IO power supply for SCL, SDA, INTn, 1.7V ~ 3.6V |
| 2 | Power | VDD: Core power supply, 2.7V ~ 3.6V |
| 3 | Power | GND |
| 4 | Bi-directional | SDA: ${ }^{2} \mathrm{C}$ C bus data, open drain |
| 5 | Input | SCL: ${ }^{2} \mathrm{C}$ bus clock |
| 6 | Input | RESETn: Reset input, active LOW <br> 0 : GND $\rightarrow$ Reset, all registers return to their reset value <br> 1: VDDp $\rightarrow$ Normal operation mode |
| 7 | Open drain | INTn: Interrupt output, open drain: <br> Active: LOW <br> Inactive: $\mathrm{Hi}-\mathrm{Z}$ |
| 8 | Output | SWITCHn: Push button signal output: <br> Not pushed: Open <br> Pushed: GND |
| 9 | Input | ADDR: ${ }^{2}$ C Address selection input: $\begin{aligned} & 0: \text { GND } \rightarrow 0 \times 40 \\ & \text { 1: VDDp } \rightarrow 0 \times 41 \\ & \hline \end{aligned}$ |

## 6 Absolute Maximum Ratings

Stresses beyond those listed in Table 2 may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in Electrical Characteristics on page 6 is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Table 2. Absolute Maximum Ratings

| Symbol | Parameter | Min | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VDD | DC supply voltage | -0.3 | 5 | V |  |
| VDDp | Peripheral supply voltage | -0.3 | 5 <br> VDD +0.3 | V | SCL, SDA, RESETn, ADDR |
|  | Input pin voltage | -0.3 | VDDp +0.3 |  |  |
|  |  | - | 3.6 |  |  |
| ISCR | Input current (latchup immunity) | -100 | 100 | mA | Norm: JEDEC 78 |
| ESD | Electrostatic discharge | - | $\pm 2$ | kV | All pins, Norm: MIL 883 E method 3015 |
| TStrg | Storage temperature | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |  |
|  | Humidity non-condensing | 5 | 85 | $\%$ |  |
|  | Degrees of protection | $\mathrm{IP5X}$ |  |  | Norm: IEC 60529 |

## 7 Electrical Characteristics

### 7.1 Operating Conditions

TAMB $=-20$ to $+70^{\circ} \mathrm{C}, \mathrm{VDD}=3.3 \mathrm{~V}$
Table 3. Operating Conditions

| Symbol | Parameter | Min | Typ | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VDD | Core Supply voltage | 2.7 |  | 3.6 | V |  |
| VDDp | Peripheral Supply voltage | 1.7 |  | VDD | V | Input: RESETn <br> Open drain outputs: SCL, SDA, INTn. <br> External ${ }^{2} \mathrm{C}$ pull up resistor to be connected to VDDp. |
| IDDs | Maximal average current consumption on VDD, <br> Pulsed peaks $=I D D_{f}$ <br> depends on the sampling time ts[ms] | 3+3760/ts [ms] |  |  | $\mu \mathrm{A}$ | TAMB $=-20$ to $+50{ }^{\circ} \mathrm{C}$ |
|  |  | 10+3760/ts [ms] |  |  |  | TAMB $=50$ to $+70{ }^{\circ} \mathrm{C}$ |
| $\mathrm{IDD}_{1}$ | Current consumption on core supply, Idle mode, no readout (ts = infinite) |  |  | 3 | $\mu \mathrm{A}$ | TAMB $=-20$ to $+50{ }^{\circ} \mathrm{C}$ |
|  |  |  |  | 10 |  | TAMB $=50$ to $+70{ }^{\circ} \mathrm{C}$ |
| $\mathrm{IDD}_{\mathrm{f}}$ | Current consumption on core supply, Full Power mode |  |  | 10 | mA | Continuous current pin VDD Maximum sampling ts $=450 \mu \mathrm{~s}$ |
| Tpua | Power up time analog |  |  | 1000 | $\mu \mathrm{s}$ | Step on VDD to Data_Ready |
| Tconv | Conversion time |  |  | 450 | $\mu \mathrm{s}$ | Read X/Y coordinate ${ }^{2}$ C S STOP condition to Data_Ready |
| $t_{\text {P, }} \mathrm{W}$ | Nominal wakeup time | 20 |  | 320 | ms |  |
| TAMB | Ambient temperature range | -20 |  | +70 | ${ }^{\circ} \mathrm{C}$ |  |
|  | Resolution of XY displacement |  | 8 |  |  | Over $2^{*} \mathrm{dx}$ and $2^{*} \mathrm{dy}$ axis |

### 7.2 Digital IO Pads DC/AC Characteristics

Table 4. Digital IO Pads DC/AC Characteristics

| Symbol | Parameter | Min | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Inputs: SCL, SDA |  |  |  |  |  |
| VIH | High level input voltage | 0.7 * VDDp |  | V | $1^{2} \mathrm{C}$ |
| VIL | Low level input voltage |  | 0.3 *VDDp | V | ${ }^{12} \mathrm{C}$ |
| ILEAK | Input leakage current |  | 1 | $\mu \mathrm{A}$ | $\mathrm{VDDp}=3.6 \mathrm{~V}$ |
| Inputs: ADDR, RESETn (JEDEC76) |  |  |  |  |  |
| VIH | High level input voltage | 0.65 * VDDp |  | V | JEDEC |
| VIL | Low level input voltage |  | 0.35 * VDDp | V | JEDEC |
| ILEAK | Input leakage current |  | 1 | $\mu \mathrm{A}$ | $\mathrm{VDDp}=3.6 \mathrm{~V}$ |
| Outputs: SDA |  |  |  |  |  |
| VOH | High level output voltage | Open drain |  |  | Leakage current $1 \mu \mathrm{~A}$ High level output voltage |

Datasheet-Electrical Characteristics

Table 4. Digital IO Pads DC/AC Characteristics

| Symbol | Parameter | Min | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VoL1 | Low level output voltage |  | VSS + 0.4 | V | -6mA; <br> VDDp > 2V; <br> fast mode |
| Vol3 |  |  | VDDp * 0.2 | V | -6mA; <br> $\mathrm{VDDp} \leq 2 \mathrm{~V}$; <br> fast mode |
| VoL1 |  |  | VSS + 0.4 | V | -3mA; VDD > 2V; high speed |
| Vol3 |  |  | VDDp * 0.2 | V | -3mA; <br> VDDp $\leq 2 \mathrm{~V}$; high speed |
| CL | Capacitive load |  | 400 | pF | standard mode ( 100 kHz ) |
|  |  |  | 400 | pF | $\begin{aligned} & \text { fast mode } \\ & (400 \mathrm{kHz}) \end{aligned}$ |
|  |  |  | 100 | pF | high speed mode ( 3.4 MHz ) |
| Outputs: INTn (JEDEC76) |  |  |  |  |  |
| Vor | High level output voltage | Open drain |  | $1 \mu \mathrm{~A}$ | Leakage current High level output voltage |
| $\mathrm{V}_{\text {OL }}$ | Low level output voltage |  | VSS + 0.2 | V | $-100 \mu \mathrm{~A}$ |
|  |  |  | VSS + 0.45 |  | -2mA |
| CL | Capacitive load |  | 30 | pF | standard mode ( 100 kHz ) |

### 7.3 Switch Characteristics

Table 5. Switch Characteristics

| Parameter | Min | Max | Units | Notes |
| :---: | :---: | :---: | :---: | :---: |
| Contact resistance of dome switch |  | 500 | $\mathrm{~m} \Omega$ | Norm: EIA-364-23 |
| Dielectric withstanding voltage | 100 |  | Vac | Norm: EIA-364-20 |
| Insulation resistance | 100 |  | $\mathrm{~m} \Omega$ | Norm: EIA-364-21, 100Vdc |
| Bouncing (On/Off) |  | 5 | ms | Rate: 2 times/sec. |

Datasheet - Electrical Characteristics

### 7.4 Mechanical Specifications

Table 6. Mechanical Specifications

| Parameter | Note |
| :---: | :---: |
| Number of operating shafts | Single shaft |
| Shaft material | LCP |
| Housing material | LCP \& PA46 |
| Shell material | Stainless Steel or Copper alloy |
| Travel (XY operation) | $\pm 1.00 \mathrm{~mm}( \pm 10 \%)$ |
| Travel (Z push operation) | $0.22 \mathrm{~mm}( \pm 0.05 \mathrm{~mm})$ |
| Directional operating force (XY direction) | N40P112-000X1-H: $0.35 \mathrm{~N}( \pm 0.10 \mathrm{~N})$ N40P112-000X2-H: $0.55 \mathrm{~N}( \pm 0.15 \mathrm{~N})$ |
| Push operating force (Z direction) | $1.80 \mathrm{~N}( \pm 15 \%)$ |
| Vibration | 10-500-10Hz 15 minutes, 12 cycles, 3 axes (total 36 cycles) |
| Operating life - XY direction | Each direction > 1 million cycles |
| Operating life - Push $Z$ direction | $>1$ million cycles |
| Shaft strength (XYZ direction) | $>5.0 \mathrm{kgf}$ |
| Free fall | Dispensing Glue <br> 40 drops (2X6 sides + 1X12 edges + 2X8 corners) @ 1.5m drop height to concrete surface, module is assembled to phone mechanics. |
| Over force | Dispensing Glue $1.5 \mathrm{kgf},>100 \mathrm{k}$ cycles |

### 7.5 Recommended Reflow Temperature Profile

Figure 4. Reflow Temperature Profile


## 8 Using the N40P112 Module

### 8.1 Powering up the Module

The N40P112 module has a Power ON Reset (POR) cell to monitor the VDD voltage at startup and reset all the internal registers. After the internal reset is completed, the POR cell is disabled in order to save current during normal operation.
If VDD drops below 2.7 V down to 0.2 V , the POR cell will not be enabled back, and the registers will not be correctly reseted or can get random values.

Note: It is highly recommended to control the external RESETn signal by applying a LOW pulse of $>100$ ns once VDD has reached 2.7 V and VDDp reached 1.7V.

Figure 5. Power-up Sequence


### 8.2 Registers Initialization

After Power Up, the following sequence must be performed:

1. VDD and VDDp Power up, and reached their nominal values (VDD>2.7V, VDDp>1.7V).
2. Initialization:
a. RESETn pulse LOW during $>100 \mathrm{~ns}$, then RESETn HIGH
b. Loop check register [ OFh ] until the value FOh or F 1 h is present (reset finished, registers to default values)
c. Write value $\mathbf{O D h}$ into register $[2 \mathrm{Dh}] \rightarrow$ Configure T_ctrl scaling factor for 1.0 mm knob displacement
3. Perform an Offset Calibration ( X and Y coordinate compensation for zero position)
4. Configure the Dead Zone Area for Wake-up function (if needed)
5. Configure the wanted Power Mode and INT function into register [0Fh] (Idle mode / Low Power Mode with Timebase configuration, INT for Wake-up or Coordinates ready)
6. X Y coordinates are ready to be read.

### 8.3 C Source Code Example

### 8.3.1 Initialization

```
void EasyPoint_init (void)
{
    unsigned char Reset_status = 0;
    RESETn = 0;Delay_ms(1);// RESETn pulse after power up
    RESETn = 1; Delay_ms(1);
    while (Reset_status != 0xF0)// Check the reset has been done
    {
        Reset_status = I2C_Read8 (0x40, 0x0F) & 0xFE;
    }
    I2C_Write8(0x40, 0x2d, 0x0D); // Scaling factor for N40 (1.0mm knob travel)
}
```


### 8.3.2 Offset Calibration

```
void Offset_Calibrate (void)
{
    char i;
    int x_cal=0, y_cal=0;
    EA = 0;// Disable the MCU interrupts
    I2C_Write8(0x40, 0x0F, 0x00);// Low Power Mode 20ms
    Delay_ms(1);
    I2C_Read8(0x40, 0x11); // Flush an unused Y_reg to reset the interrupt
    for (i=0; i<16; i++)// Read 16 times the coordinates and then average
    {
            while (INTn);// Wait until next interrupt (new coordinates)
            x_cal += (signed char) I2C_Read8(0x40, 0x10); // Read X position
            y_cal += (signed char) I2C_Read8(0x40, 0x11); // Read Y position
    }
    // offset_X and offset_Y are global variables, used for each coordinate readout
    in the interrupt routine
    offset_X = -(x_cal>>4); // Average X: divide by 16
    offset_Y = -(y_cal>>4); // Average Y: divide by 16
    EA = 1; // Enable the MCU interrupts
}
```

Datasheet - Using the N40P112 Module

### 8.3.3 Dead Zone area

The dead zone area is set around the zero position of the module. The zero position is known after the offset calibration. The dead zone area is a square with a width of $2^{*}$ center_threshold, around the calibrated zero position.

```
void Interrupt_Calibrate (center_threshold)
{
    EA = 0; // Disable the MCU interrupts
    I2C_Write8(0x40, 0x12, center_threshold - offset_X ); // Xp register
    I2C_Write8(0x40, 0x13, -center_threshold - offset_X); // Xn register
    I2C_Write8(0x40, 0x14, center_threshold - offset_Y); // Yp register
    I2C_Write8(0x40, 0x15, -center_threshold - offset_Y); // Yn register
    EA = 1; // Enable the MCU interrupts
}
```


### 8.3.4 Interrupt Routine

void EasyPoint_interrupt (void) interrupt 0
\{
int X_temp, Y_temp;
EA=0;// Disable MCU interrupts
/* OPTIONAL: If the module is in a slow power mode (e.g. Wakeup mode
INT_function=1 with 320 ms rate), configure to a higher rate with INTn for new
coordinates ready (e.g. INT_function $=0$ with 20 ms rate) */
x_reg $=$ I2C_Read8 ( $0 \times 40,0 x 10$ ); // Read X position
y_reg $=$ I2C_Read8 ( $0 x 40,0 x 11$ ); // Read Y position with interrupt reset
// Add the $X$ and $Y$ offset for correct recentering
X_temp $=$ x_reg + offset_X;
Y_temp $=$ Y_reg + offset_Y;
/* OPTIONAL: If X_temp and Y_temp are near the center since a few interrupts,
meaning the knob has been released, the module can be put back in a slow power
mode (e.g. Wakeup mode INT_function=1 with 320 ms rate) */
EA = 1; // Enable the MCU interrupts
\}

## 9 XY Coordinates Interpretation

### 9.1 EasyPoint Operating Principle

Figure 6. Mechanical to XY Register Interpretation



3

$$
\begin{aligned}
& X=1.0 \mathrm{~mm} \rightarrow X \text { register }=-128 \\
& Y=0 \mathrm{~mm} \rightarrow Y \text { register }=0 \\
& X n=-10 \quad Y n=-10 \\
& X p=10 \quad Y p=10 \\
& X \_ \text {Reg }<X n \rightarrow \text { Int }=0 \text { (active) }
\end{aligned}
$$

In the following example, the interrupt threshold values $\mathrm{Xp}, \mathrm{Xn}, \mathrm{Yp}, \mathrm{Yn}$ (see $\mathrm{I}^{2} \mathrm{C}$ Registers on page 23) have been set by the user to $X p=10, X n=-10, Y p=10, Y n=-10$. The four registers are programmable independently for the four directions.
When INT_function (Reg OFh [2]) $=1$, if the knob's coordinates remains in the area delimited by Xp Xn Yp Yn, INTn interrupt output remains high (not active). Once the knob moves over this limit, INTn goes LOW (active). For example, this feature can wake up a microcontroller from sleep mode.

Note: Due to the mechanical tolerance, the coordinates read on $X$ and $Y$ _res_int output registers can show a small offset on both directions. To avoid this offset, a calibration function should be implemented in the microcontroller, for example at power up of the system. The values X and Y _res_int represented in this datasheet are compensated values.

For further information, please see chapters 8.2 and 8.3 or refer to the austriamicrosystems N4OP112 encoder application notes: http://www.austriamicrosystems.com/eng/Products/Magnetic-Encoders/EasyPoint-Joystick-Encoder/AS5013

## Knob on Position 1.

The knob is released and on its initial position ( 0,0 ). The EasyPoint module is configured with INT_function (Reg 0Fh [2]) $=1$.
$X \_$reg and $Y \_$reg register values are $(0,0)$, and the interrupt is not active.

## Knob on Position 2.

The center of the magnet has been moved upon the horizontal wakeup threshold Xp. The EasyPoint module sets INTn LOW (active). At this point, the microcontroller can configure the module with INT_function (Reg OFh [2]) $=0$ and change the Low Power timebase Reg 0Fh [6:4] for a faster reaction time. In this interrupt mode, the interrupt output goes LOW (active) each time a new $X$ and $Y$ value is ready to be read by the microcontroller. The interrupt is reseted HIGH (not active) once the register Y_res_int has been read (see ${ }^{2} \mathrm{C}$ Registers on page 23).

## Knob on Position 3.

The magnet has been moved to the maximum distance from the center ( +1.0 mm ). The maximum X value is -128 decimal.

### 9.1.1 Knob Displacement and Register Value Relation

Figure 7 shows the relation between the $X$ register value and the physical $X$ coordinate of the central knob ( $\pm 1.0 \mathrm{~mm}$ horizontal displacement, 0.0 mm is the center of the module, when the knob is released).

The Y axis measurements are the same as the X axis ones. Positive X register values are the left side knob movements, positive Y register values are the upper side knob movements.

Those values are in an ideal condition, where the knob takes place over the center position of the N40P112 sensor once released. The zero position may vary between two N40 modules, and an offset must be applied to X and Y in order to compensate the $\mathrm{X}, \mathrm{Y}$ coordinates to 0,0 once the knob is released. More information can be found in chapters 8.2 and 8.3.

Figure 7. $X$ Register / $X$ Displacement $(Y=0 \mu m)$


Datasheet - XY Coordinates Interpretation

### 9.2 Operation Principle

Figure 8. Operation Principle


## START-UP.

After power up and after applying a soft reset (Reg 0Fh [1]) or hardware reset (RESETn input, LOW pulse >100ns), N40P112 enters the STARTUP state. During this state the internal registers are loaded with their reset values. Then the N40P112 will perform one measurement and switches automatically into the WAIT state.

## MEASURE.

The hall element data are measured, $\mathrm{x} / \mathrm{y}$ coordinates are calculated and available in registers 10 h and 11 h after Tconv $=450 \mu \mathrm{~s}$ max.

## SET INTERRUPT.

The INTn output is set, depending on the interrupt mode configured in the control register Reg 0Fh [2] and Reg 0Fh [3]

## WAIT.

The module is now in waiting status. A new measurement will occur depending on the power mode (Reg 0 Fh [7] Idle $=0$ or 1 ) and the Timebase Reg 0Fh [6:4]

Datasheet $-I^{2} \mathrm{C}$ interface

## $10 I^{2} \mathrm{C}$ interface

The N40P112 supports the 2-wire high-speed ${ }^{2} \mathrm{C}$ protocol in device mode, according to the NXP specification UM10204.
The host MCU (master) has to initiate the data transfers. The 7 -bit device address of the N40P112 depends on the state at the pin ADDR.
ADDR $=0 \rightarrow$ Slave address ='1000 000' (40h)
ADDR $=1 \rightarrow$ Slave address ='1000 001' (41h)
For other ${ }^{2} \mathrm{C}$ addresses, please contact austriamicrosystems.
Supported modes (slave mode):

- Random/Sequential Read
- Byte/Page Write
- Standard mode : 0 to 100 kHz clock frequency
- Fast Mode : 0 to 400 kHz clock frequency
- High Speed : 0 to 3.4 MHz clock frequency

The SDA signal is bidirectional and is used to read and write the serial data. The SCL signal is the clock generated by the host MCU, to synchronize the SDA data in read and write mode. The maximum ${ }^{2} \mathrm{C}$ clock frequency is 3.4 MHz , data are triggered on the rising edge of SCL.

### 10.1 Interface Operation

Figure 9. ${ }^{1}$ C Timing Diagram for FS-mode


Figure 10. Timing Diagram for HS-mode


$$
\begin{aligned}
& \Gamma=\text { MCS current source pull-up } \\
& \int=\text { Rp resistor pull-up }
\end{aligned}
$$

(1) First rising edge of the SCLH signal after Sr and after each acknowledge bit.

Datasheet - $1^{2} \mathrm{C}$ interface

## 10.2 $I^{2} \mathrm{C}$ Electrical Specification

Standard-mode, Fast-mode, High Speed-mode

| Symbol | Parameter | Condition | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VIL | LOW-Level Input Voltage |  | -0.5 | 0.3VDDp | V |
| VIH | HIGH-Level Input Voltage |  | 0.7VDDp | $\mathrm{VDDp}+0.5^{1}$ | V |
| $V_{\text {hys }}$ | Hysteresis of Schmitt Trigger Inputs | VDDp $<2 \mathrm{~V}$ | 0.1VDDp | - | V |
| VoL | LOW-Level Output Voltage (open-drain or open-collector) at 3mA Sink Current | VDDp < 2V | - | 0.2 VDDp | V |
| Ics | Pull-up current of SCLH current source | SCLH output levels between 0.3 VDDp and 0.7 VDDp | 3 | 12 | mA |
| tsp | Pulse Width of Spikes that must be suppressed by the Input Filter |  | - | 10 | ns |
| $\mathrm{l}_{\mathrm{i}}$ | Input Current at each I/O Pin | Input Voltage between 0.1 VDDp and 0.9 VDDp | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{B}}$ | Total Capacitive Load for each Bus Line |  | - | 400 | pF |
| C//0 | I/O Capacitance (SDA, SCL) ${ }^{2}$ |  | - | 10 | pF |

1. Maximum $\mathrm{VIH}=\mathrm{VDDpmax}+0.5 \mathrm{~V}$ or 5.5 V , which ever is lower.
2. For capacitive bus loads between 100 pF and 400 pF , the timing parameters must be linearly interpolated.

## 10.3 $I^{2} \mathrm{C}$ Timing

| Symbol | Parameter | Condition | FS-mode |  | HS-mode $\mathrm{C}_{\mathrm{B}}=100 \mathrm{pF}$ |  | HS-mode$\mathrm{C}_{\mathrm{B}}=400 \mathrm{pF}^{1}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| fsclk | SCL clock Frequency |  | - | 400 | - | 3400 | - | 1700 | kHz |
| $t_{\text {BuF }}$ | Bus Free Time; time between STOP and START condition |  | 500 | - | 500 | - | 500 | - | ns |
| thd;STA | Hold time; (Repeated) START condition ${ }^{2}$ |  | 600 | - | 160 | - | 160 | - | ns |
| tıow | LOW period of SCL clock |  | 1300 | - | 160 | - | 320 | - | ns |
| tHIGH | HIGH period of SCL clock |  | 600 | - | 60 | - | 120 | - | ns |
| tsu;STA | Setup time for a repeated START condition |  | 600 | - | 160 | - | 160 | - | ns |
| thd; DAT | Data Hold Time ${ }^{3}$ |  | 0 | 900 | 0 | 70 | 0 | 150 | ns |
| tSu;DAT | Data Setup Time ${ }^{4}$ |  | 100 | - | 10 | - | 10 | - | ns |
| trcl | Rise time of SCLH signal | External pull-up source of 3 mA | - | - | 10 | 40 | 20 | 80 | ns |
| trcli | Rise time of SCLH signal after repeated START condition and after an acknowledge bit | External pull-up source of 3 mA | - | - | 10 | 80 | 20 | 160 | ns |
| $t_{R}$ | Rise time of SDA and SCL signals |  | $20+0.1 C_{B}$ | 120 | - | - | - | - | ns |
| $t_{F}$ | Fall time of SDA and SCL signals |  | $20+0.1 C_{B}$ | 120 | - | - | - | - | ns |
| tsu;sto | Setup time for STOP condition |  | 600 | - | 160 | - | 160 | - | ns |
| $\mathrm{V}_{\mathrm{nL}}$ | Noise margin at LOW level | For each connected device (including hysteresis) | 0.1VDDp | - | 0.1VDDp | - | 0.1VDDp | - | V |
| $\mathrm{V}_{\mathrm{nH}}$ | Noise margin at HIGH level |  | 0.2 VDDp | - | 0.2 VDDp | - | 0.2 VDDp | - | V |

1. For bus line loads Cb between 100 and 400 pF , the timing parameters must be linearly interpolated.
2. After this time the first clock is generated.
3. A device must internally provide a minimum hold time ( 300 ns for Fast-mode, 80 ns / max 150 ns for High-speed mode) for the SDA signal (referred to the VIHmin of the SCL) to bridge the undefined region of the falling edge of SCL.
4. A fast-mode device can be used in standard-mode system, but the requirement tsu;DAT $=250 \mathrm{~ns}$ must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the $\operatorname{SDA}$ line $t_{\text {Rmax }}+\mathrm{t}_{\mathrm{SU}} ; \mathrm{DAT}=1000+250=1250 \mathrm{~ns}$ before the SCL line is released.

### 10.4 I $^{2} \mathrm{C}$ Modes

The N40P112 supports the $I^{2} \mathrm{C}$ bus protocol. A device that sends data onto the bus is defined as a transmitter and a device receiving data as a receiver. The device that controls the message is called a master. The devices that are controlled by the master are referred to as slaves. A master device that generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions must control the bus. The N40P112 operates as a slave on the $I^{2} \mathrm{C}$ bus. Connections to the bus are made through the open-drain I/O lines SDA and the input SCL. Clock stretching is not included.

### 10.4.1 Automatic Increment of Address Pointer

The N40P112 slave automatically increments the address pointer after each byte transferred. The increase of the address pointer is independent from the address being valid or not.

### 10.4.2 Invalid Addresses

If the user sets the address pointer to an invalid address, the address byte is not acknowledged. Nevertheless a read or write cycle is possible.
The address pointer is increased after each byte.

### 10.4.3 Reading

When reading from a wrong address, the N40P112 slave data returns all zero. The address pointer is increased after each byte. Sequential read over the whole address range is possible including address overflow.

### 10.4.4 Writing

A write to a wrong address is not acknowledged by the N4OP112 slave, although the address pointer is increased. When the address pointer points to a valid address again, a successful write accessed is acknowledged. Page write over the whole address range is possible including address overflow.

The following bus protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH are interpreted as start or stop signals.

Accordingly, the following bus conditions have been defined:

## Bus Not Busy.

Both data and clock lines remain HIGH.

## Start Data Transfer.

A change in the state of the data line, from HIGH to LOW, while the clock is HIGH, defines a START condition.

## Stop Data Transfer.

A change in the state of the data line, from LOW to HIGH, while the clock line is HIGH, defines the STOP condition.

## Data Valid.

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions are not limited, and are determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a ninth bit.

## Acknowledge.

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse that is associated with this acknowledge bit.

A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge-related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of READ access to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.

Figure 11. Data Read (Write Pointer, Then Read) - Slave Receive and Transmit


Depending upon the state of the R/W bit, two types of data transfer are possible:

- Data transfer from a master transmitter to a slave receiver: The first byte transmitted by the master is the slave address, followed by R/ $\mathrm{W}=0$. Next follows a number of data bytes. The slave returns an acknowledge bit after each received byte. If the slave does not understand the command or data it sends a "not acknowledge". Data is transferred with the most significant bit (MSB) first.
- Data transfer from a slave transmitter to a master receiver: The master transmits the first byte (the slave address). The slave then returns an acknowledge bit, followed by the slave transmitting a number of data bytes. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a "not acknowledge" is returned. The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a repeated START condition. Since a repeated START condition is also the beginning of the next serial transfer, the bus is not released. Data is transferred with the most significant bit (MSB) first.
The N40P112 can operate in the following two modes:
- Slave Receiver Mode (Write Mode): Serial data and clock are received through SDA and SCL. Each byte is followed by an acknowledge bit (or by a not acknowledge depending on the address-pointer pointing to a valid position). START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit (see Figure 12). The slave address byte is the first byte received after the START condition. The slave address byte contains the 7 -bit N40P112 address, which is stored in the OTP memory.
The 7 -bit slave address is followed by the direction bit ( $\mathrm{R} / \mathrm{W}$ ), which, for a write, is 0 . After receiving and decoding the slave address byte the device outputs an acknowledge on the SDA. After the N4OP112 acknowledges the slave address + write bit, the master transmits a register address to the N4OP112. This sets the address pointer on the N4OP112. If the address is a valid readable address the N40P112 answers by sending an acknowledge. If the address-pointer points to an invalid position a "not acknowledge" is sent. The master may then transmit zero or more bytes of data. In case of the address pointer pointing to an invalid address the received data are not stored. The address pointer will increment after each byte transferred independent from the address being valid. If the address-pointer reaches a valid position again, the N4OP112 answers with an acknowledge and stores the data. The master generates a STOP condition to terminate the data write.

Figure 12. Data Write - Slave Receiver Mode


Datasheet $-I^{2} \mathrm{C}$ interface

- Slave Transmitter Mode (Read Mode): The first byte is received and handled as in the slave receiver mode. However, in this mode, the direction bit indicates that the transfer direction is reversed. Serial data is transmitted on SDA by the N4OP112 while the serial clock is input on SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer. The slave address byte is the first byte received after the master generates a START condition. The slave address byte contains the 7-bit N40P112 address. The default address is 80 h. The 7 -bit slave address is followed by the direction bit (R/W), which, for a read, is 1 . After receiving and decoding the slave address byte the device outputs an acknowledge on the SDA line. The N40P112 then begins to transmit data starting with the register address pointed to by the register pointer. If the register pointer is not written to before the initiation of a read mode the first address that is read is the last one stored in the register pointer. The N4OP112 must receive a "not acknowledge" to end a read.

Figure 13. Data Read (from Current Pointer Location) - Slave Transmitter Mode


S - Start
A - Acknowledge (ACK) Data transferred: X+1 Bytes + Acknowledge
NA - Not Acknowledge (NACK) P - Stop

Note: Last data byte is followed by NACK

Figure 14. Data Read (from New Pointer Location) - Slave Transmitter Mode


Datasheet $-I^{2} \mathrm{C}$ interface

### 10.4.5 High Speed Mode

The N4OP112 is capable to work in HS-mode.
For switching to HS-mode the Master has to send the sequence: START, MASTER CODE, NACK. This sequence is sent in FS-mode. As no device is allowed to acknowledge the master code, the master code is followed by a not-acknowledge. After a device receives the master code it has to switch from FS-settings to HS-settings within tsu.STA which is 160 ns for HS-mode. The device stays in HS-mode as long as it does not receive a STOP command. After receiving a STOP command it has to switch back form HS-settings to FS-settings, which has to be competed within the minimum bus free time t $_{\text {BUF }}$ which is 500 ns .

When switching to HS-mode the slave has to

- Adapt the SDAH and SCLH input filters according to the spike suppression requirement required in HS-mode. In HS-mode spikes up to 10ns, in FS-mode spikes up to 50 ns have to be suppressed.
- Adapt the setup and hold times according to the HS-mode requirement. In HS-mode an internal hold time for SDA for START/STOP detection of 80 ns (max. 150ns), in FS-mode an internal hold time of 160 ns (max. 250ns) has to be provided.
- Adapt the slope control for SDAH output stage.

Figure 15. Data Transfer Format in HS-mode


Figure 16. A Complete HS-mode Transfer


Datasheet $-I^{2} \mathrm{C}$ interface

### 10.4.6 Automatic Increment of Address Pointer

The N40P112 slave automatically increments the address pointer after each byte transferred. The increase of the address pointer is independent from the address being valid or not.

### 10.4.7 Invalid Addresses

If the user sets the address pointer to an invalid address, the address byte is not acknowledged. Nevertheless a read or write cycle is possible. The address pointer is increased after each byte.

Reading: When reading from a wrong address, the N40P112 slave returns all zero. The address pointer is increased after each byte. Sequential read over the whole address range is possible including address overflow.

Writing: A write to a wrong address is not acknowledged by the N40P112 slave, although the address pointer is increased. When the address pointer points to a valid address again, a successful write accessed is acknowledged. Page write over the whole address range is possible including address overflow.

### 10.5 SDA, SCL Input Filters

Input filters for SDA and SCL inputs are included to suppress noise spikes of less than 50ns. Furthermore, the SDA line is delayed by 120 ns to provide an internal hold time for Start/Stop detection to bridge the undefined region of the falling edge of SCL. The delay needs to be smaller than thd.STA 260ns.
For Standard-mode and Fast-mode an internal hold time of 300 ns is required, which is not covered by the N40P112 slave.

## $111^{2} \mathrm{C}$ Registers

### 11.1 Control Register 1 (OFh)

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Idle | Time base bit[2] | Time base bit[1] | Time base bit[0] | INT_disable | INT_function | Soft_rst | Data_valid |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R |
| Reset value: 11110000 |  |  |  |  |  |  |  |


| Bit | Bit Description |
| :---: | :---: |
| 7 | 0 = Low Power Mode <br> The measurements are triggered with an internal low power oscillator - the user can select between 8 different timings by setting the low power timebase (Control Register 1 [6:4]) |
|  | 1 = Idle Mode (default) <br> A new measurement cycle is started after the $I^{2} C$ ACK bit following the read out of the $Y$-coordinate 11 h. The readout rate and thus the power consumption is externally controlled by the host MCU. |
| 6:4 | Low Power time base <br> Configure the time base of the automatic wakeup in Low Power Mode (see Table 7). |
| 3 | $0=$ Interrupt output INTn is enabled (default) |
|  | 1 = Interrupt output INTn is disabled and is fixed to '1' (Hi-Z) |
| 2 | $0=$ Interrupt output INTn is active ' 0 ' after each measurement (default): <br> - Automatically triggered in Low Power mode, depending on the time base chosen <br> - $450 \mu$ s after Y readout in Idle mode <br> The interrupt is cleared after the $I^{2} C$ ACK bit following the read out of the Y -coordinate 11h. In block read mode, the several other bytes could be transferred before the interrupt is cleared. |
|  | $1=$ Interrupt output INTn is active '0' when the movement of the magnet exceeds the Dead Zone area (see Figure 17). The Dead Zone area is set by registers Xp (Reg 12h), Xn (Reg 13h), Yp (Reg 14h), Yn (Reg 15h). |
|  | The interrupt is cleared after the $I^{2} C$ ACK bit following the read out of the $Y$-coordinate 11 h , and will be active ' 0 ' at the next measurement if the magnet is still in the Detection Area. In block read mode, several other bytes can be transferred before the interrupt is cleared. |
|  | It is recommended to use this mode with the Low Power mode ( $(\mathrm{dle}=0$ ), in order to wake up automatically a system when the magnet has been moved away from the center. The polling time is the Low Power time base bit [6:4]. |
| 1 | $0=$ Normal mode (default) |
|  | $1=$ Reset mode. All the internal registers are loaded with their reset value. The Control Register 1 is loaded as well with the value 11110000 , then the Soft_rst bit goes back to 0 once the internal reset sequence is finished. |
| 0 | $0=$ Conversion of new coordinates ongoing, no valid coordinate is present in the $X$ and $Y$ _res_int registers. Reading those registers at that moment can give wrong values. |
|  | 1 = New coordinate values are ready in X and Y _res_int registers. |

Datasheet - $1^{2} \mathrm{C}$ Registers

Table 7. Configuration

| Low Power time base <br> CONFIG_REG1 0Fh [6:4] | $\Delta t_{\text {timebase }}$ |  |
| :---: | :---: | :---: |
|  | Value | Unit |
| 000b | 20 | ms |
| 001b | 40 | ms |
| 010b | 80 | ms |
| 011b | 100 | ms |
| 100b | 140 | ms |
| 101b | 200 | ms |
| 110 b | 260 | ms |
| 111b (default) | 320 | ms |

Figure 17. Dead Zone Representation with INT_function=1


Note: The values in Control Register 1, X _register and $Y_{-}$res_int register are frozen when the $I^{2} \mathrm{C}$ address pointer is set to $0 \mathrm{Fh}, 10 \mathrm{~h}$ or 11 h . This ensures that the Data_valid bit, $X$ and $Y$ values are taken at the same time. In order to get updated values from those registers, set the address pointer to any other address.

### 11.2 X Register (10h)

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{X}[7]$ | $\mathrm{X}[6]$ | $\mathrm{X}[5]$ | $\mathrm{X}[4]$ | $\mathrm{X}[3]$ | $\mathrm{X}[2]$ | $\mathrm{X}[1]$ | $\mathrm{X}[0]$ |
| R | R | R | R | R | R | R | R |
| Reset value: 00000000 |  |  |  |  |  |  |  |


| Bit | Bit Description |
| :---: | :---: |
| $7: 0$ | X coordinate, Two's complement format (signed $-128 \sim+127$ ). Positive $X$ values represent left side knob movements. |

### 11.3 Y_res_int Register (11h)

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{Y}[7]$ | $\mathrm{Y}[6]$ | $\mathrm{Y}[5]$ | $\mathrm{Y}[4]$ | $\mathrm{Y}[3]$ | $\mathrm{Y}[2]$ | $\mathrm{Y}[1]$ | $\mathrm{Y}[0]$ |
| R | R | R | R | R | R | R | R |
| Reset value: 00000000 |  |  |  |  |  |  |  |


| Bit | Bit Description |
| :---: | :--- |
| $7: 0$ | Y coordinate, Two's complement format (signed -128~+127). <br> Reading this register will reset the INTn output to Hi-Z, after the ACK bit of Y_res_int register readback. |

### 11.4 Xp Register (12h)

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $X \mathrm{Xp}[7]$ | $\mathrm{Xp}[6]$ | $\mathrm{Xp}[5]$ | $\mathrm{Xp}[4]$ | $\mathrm{Xp}[3]$ | $\mathrm{Xp}[2]$ | $\mathrm{Xp}[1]$ | $\mathrm{Xp}[0]$ |
| $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ |
| Reset value: 00000101 (5d) |  |  |  |  |  |  |  |


| Bit | Bit Description |
| :---: | :--- |
| 7:0 | Xp range value, Two's complement (signed: -128~+127). <br> Determines the LEFT threshold for the activation of INTn output (if output enabled), when bit INT_function = 1 (see <br> Control Register 1 (OFh) on page 23). |

### 11.5 Xn Register (13h)

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{Xn}[7]$ | $\mathrm{Xn}[6]$ | $\mathrm{Xn}[5]$ | $\mathrm{Xn}[4]$ | $\mathrm{Xn}[3]$ | $\mathrm{Xn}[2]$ | $\mathrm{Xn}[1]$ | $\mathrm{Xn}[0]$ |
| $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ | $\mathrm{R} / \mathrm{W}$ |
|  |  |  |  |  |  |  |  |


| Bit | Bit Description |
| :---: | :--- |
| 7:0 | Xn range value, Two's complement (signed: -128~+127). <br> Determines the RIGHT threshold for the activation of INTn output (if output enabled), when bit INT_function = 1 (see <br> Control Register 1 (OFh) on page 23). |

