

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









## 8-BIT MICROCONTROLLER

#### Table of Contents-

1.	GENE	RAL DESCRIPTION	4
2.	FEATL	JRES	5
3.	PARTS	SINFORMATION LIST	6
	3.1	Lead Free (RoHS) Parts information list	6
4.	PIN CO	ONFIGURATIONS	7
5.	PIN DE	ESCRIPTIONS	9
6.	FUNC	TIONAL DESCRIPTION	11
	6.1	On-Chip Flash EPROM	11
	6.2	I/O Ports	11
	6.3	Serial I/O	11
	6.4	Timers	11
	6.5	Interrupts	11
	6.6	Data Pointers	11
	6.7	Architecture	11
	6.8	Power Management	12
7.	MEMO	RY ORGANIZATION	13
	7.1	Program Memory (on-chip Flash)	13
	7.2	Data Memory	14
	7.3	Scratch-pad RAM and Register Map	14
8.	SPECI	AL FUNCTION REGISTERS	17
	8.1	SFR Location Table	17
	8.2	SFR Detail Bit Descriptions	21
9.	INSTR	UCTION	51
	9.1	Instruction Timing	58
	9.2	MOVX Instruction	62
	9.3	External Data Memory Access Timing	
	9.4	Wait State Control Signal	66
10.	POWE	R MANAGEMENT	67
	10.1	Idle Mode	67
	10.2	Economy Mode	67
	10.3	Power Down Mode	68

# nuvoTon

11.	RESE	T CONDITIONS	69						
	11.1	Sources of reset	69						
	11.2	Reset State	69						
12.	PROC	GRAMMABLE TIMERS/COUNTERS	71						
	12.1	Timer/Counters 0 & 1	71						
	12.2	Time-base Selection	71						
	12.3	Timer/Counter 2	74						
13.	NVM	MEMORY	78						
	13.1	Operation							
14.	WAT	CHDOG TIMER	80						
15.	UART	UART SERIAL PORT							
	15.1	Mode 0	82						
	15.2	Mode 1	83						
	15.3	Mode 2	84						
	15.4	Mode 3	87						
	15.5	Framing Error Detection	88						
	15.6	Multiprocessor Communications	88						
16.	I2C S	ERIAL PORT	90						
	16.1	I2C Bus	90						
	16.2	The I2C Control Registers:	91						
	16.3	Modes of Operation							
	16.4	Data Transfer Flow in Five Operating Modes	94						
17.	TIME	D ACCESS PROTECTION	100						
18.	INTE	RRUPTS	102						
	18.1	Interrupt Sources	102						
	18.2	Priority Level Structure	103						
	18.3	Interrupt Response Time	105						
	18.4	Interrupt Inputs	105						
19.	KEYE	SOARD FUNCTION	106						
20.	INPU	T CAPTURE	108						
21.	PULS	E WIDTH MODULATED OUTPUTS (PWM)	110						
22.	I/O P	ORT	111						
	22.1	Quasi-Bidirectional Output Configuration	111						
	22.2	Open Drain Output Configuration	112						
	22.3	Push-Pull Output Configuration	113						
	22 4	Input Only Mode	113						

# nuvoTon

OSCILLATOR								
23.1								
23.2	External Clock Input Option	115						
23.3	CPU Clock Rate select	116						
POWER MONITORING								
24.1	Power On Detect	117						
24.2								
CONFIG BITS								
26.1	CONFIG0	120						
26.2	CONFIG1	121						
ELECTRICAL CHARACTERISTICS								
27.1	Absolute Maximum Ratings	123						
27.2	D.C. Characteristics	124						
27.3	A.C. Characteristics	125						
27.4	RC OSC AND AC CHARACTERISTICS	130						
27.5	Typical Application Circuit	130						
PACK	AGE DIMENSIONS	131						
28.1	40-pin DIP	131						
28.2	44-pin PLCC	132						
28.3	44-pin PQFP	133						
28.4	48-pin LQFP	134						
REVIS	SION HISTORY	135						
	23.1 23.2 23.3 POW 24.1 24.2 ICP(II CONF 26.1 26.2 ELEC 27.1 27.2 27.3 27.4 27.5 PACK 28.1 28.2 28.3 28.4	23.1 On-Chip RC Oscillator Option  23.2 External Clock Input Option  23.3 CPU Clock Rate select  POWER MONITORING  24.1 Power On Detect  24.2 Brownout Detect and Reset  ICP(IN-CIRCUIT PROGRAM) FLASH PROGRAM  CONFIG BITS  26.1 CONFIGO  26.2 CONFIG1  ELECTRICAL CHARACTERISTICS  27.1 Absolute Maximum Ratings  27.2 D.C. Characteristics  27.3 A.C. Characteristics  27.4 RC OSC AND AC CHARACTERISTICS  27.5 Typical Application Circuit  PACKAGE DIMENSIONS  28.1 40-pin DIP  28.2 44-pin PLCC  28.3 44-pin PQFP						

## nuvoTon

#### 1. GENERAL DESCRIPTION

The N79E352(R) is an 8-bit Turbo 51 microcontroller which has Flash EPROM programmable hardware writer. The instruction set of the N79E352(R) is fully compatible with the standard 8052. The N79E352(R) contains a 8Kbytes of main Flash EPROM; a 256 bytes of RAM; 128 bytes NVM Data Flash EPROM; three 16-bit timer/counters; 2-channel 8-bit PWM; 1-channel UART and 1 additional input capture. These peripherals are supported by 11 interrupt sources four-level interrupt capability. To facilitate programming and verification, the Flash EPROM inside the N79E352(R) allows the program memory to be programmed and read electronically. Once the code is confirmed, the user can protect the code for security. N79E352(R) is designed for cost effective applications which can serve industrial devices, and other low power applications.

# nuvoTon

#### 2. FEATURES

- Fully static design 8-bit Turbo 51 CMOS microcontroller up to 24MHz when VDD=4.5V to 5.5V, 12MHz when VDD=2.7V to 5.5V, and 4MHz when VDD=2.4V to 5.5V.
- 8K bytes of AP Flash EPROM, with external writer programmable mode.
- 256 bytes of on-chip RAM.
- 128 bytes NVM Data Flash EPROM for customer data storage used and 10k writer cycles.
- Instruction-set compatible with MCS-51.
- On-chip configurable RC oscillator: 22.1184MHz/11.0592MHz (selectable by config bit) with ±2% accuracy, at 5V voltage and 25°C condition. (±2% accuracy is only for N79E352R.)
- Three 16-bit timer/counters.
- One input capture.
- 11 interrupt source with four levels of priority.
- One enhanced full duplex serial port with framing error detection and automatic address recognition.
- 4 outputs mode and TTL/Schmitt trigger selectable Port.
- Programmable Watchdog Timer with 20KHz internal RC clock can wake-up the power down mode, and have very low power under 10uA at 5V.
- Two-channel 8-bit PWM.
- One I2C communication port.
- Dual 16-bit Data Pointers.
- Software programmable access cycle to external RAM/peripherals.
- Eight keypads interrupt inputs with sharing the same interrupt source.
- LED drive capability (20mA) on all port pins, total 100mA.
- Low Voltage (3 levels) Detection interrupt and reset.
- Industrial temperature grade -40°C~85°C.
- Packages:
  - ■Lead Free (RoHS) DIP40: N79E352RADG
  - ■Lead Free (RoHS) PLCC44: N79E352RAPG
  - ■Lead Free (RoHS) PQFP44: N79E352RAFG
  - ■Lead Free (RoHS) LQFP48: N79E352RALG
  - ■Lead Free (RoHS) DIP40: N79E352ADG
  - ■Lead Free (RoHS) PLCC44: N79E352APG
  - ■Lead Free (RoHS) PQFP44: N79E352AFG
  - ■Lead Free (RoHS) LQFP48: N79E352ALG

Publication Release Date: Jul, 29, 2009

Revision A06



#### 3. PARTS INFORMATION LIST

### 3.1 Lead Free (RoHS) Parts information list

PART NO.	EPROM FLASH SIZE	RAM	NVM FLASH EPROM	INTERNAL RC OSCILLATOR ACCURACY <sup>1</sup>	PACKAGE
N79E352RADG	8KB	256B	128B	22.1184MHz ± 2%	DIP-40 Pin
N79E352RAPG	8KB	256B	128B	22.1184MHz ± 2%	PLCC-44 Pin
N79E352RAFG	8KB	256B	128B	22.1184MHz ± 2%	PQFP-44 Pin
N79E352RALG	8KB	256B	128B	22.1184MHz ± 2%	LQFP-48 Pin
N79E352ADG	8KB	256B	128B	22MHz ± 25%	DIP-40 Pin
N79E352APG	8KB	256B	128B	22MHz ± 25%	PLCC-44 Pin
N79E352AFG	8KB	256B	128B	22MHz ± 25%	PQFP-44 Pin
N79E352ALG	8KB	256B	128B	22MHz ± 25%	LQFP-48 Pin


Table 3-1: Lead Free (RoHS) Parts information list

#### Note:

1. Factory calibration condition: V<sub>DD</sub>=5.0V±10%, TA = 25°C


## nuvoton

#### 4. PIN CONFIGURATIONS



Publication Release Date: Jul, 29, 2009 Revision A06

## nuvoton



# nuvoTon

### 5. PIN DESCRIPTIONS

SYMBOL	Alternate	Alternate	Туре	DESCRIPTIONS
	Function 1	function 2		
ĒĀ			I	<b>EXTERNAL ACCESS ENABLE</b> : This pin forces the processor to execute out of external ROM. It should be kept high to access internal ROM. The ROM address and data will not be present on the bus if $\overline{\text{EA}}$ pin is high and the program counter is within internal ROM area. Otherwise they will be present or the bus.
PSEN			0	PROGRAM STORE ENABLE: PSEN enables the external ROM data onto the Port 0 address/data bus during fetch and MOVC operations. When internal ROM access is performed, no PSEN strobe signal outputs from this pin.
ALE			0	ADDRESS LATCH ENABLE: ALE is used to enable the address latch that separates the address from the data on Port 0.
XTAL1	P5.1		I/O	CRYSTAL1: This is the crystal oscillator input. This pin may be driven by an external clock or configurable i/o pin, P5.1.
XTAL2	P5.0		I/O	<b>CRYSTAL2</b> : This is the crystal oscillator output. It is the inversion of XTAL1. Also a configurable i/o pin, P5.0.
VDD			Р	POWER SUPPLY: Supply voltage for operation.
VSS			Р	GROUND: Ground potential.
RST				<b>RESET:</b> A high on this pin for two machine cycles while the oscillator is running resets the device.
P0.0	KB0	AD0	I/O	PORT0:
P0.1	KB1	AD1	I/O	Support 4 mode output and 2 mode input.
P0.2	KB2	AD2	I/O	
P0.3	KB3	AD3	I/O	Multifunction pins for AD0-7and KB0-7.
P0.4	KB4	AD4	I/O	-
P0.5	KB5	AD5	1/0	-
P0.6 P0.7	KB6 KB7	AD6 AD7	I/O I/O	-
11195	ND/			
P1.0		T2	I/O	PORT1:
P1.1 P1.2	2 2)	T2EX SDA	I/O I/O	Support 4 mode output and 2 mode input.
P1.2	372 (C)	SCL	I/O	Multifunction pins for SDA & SCL (I2C), T2, T2EX
P1.4	*	PWM0	I/O	and PWM0-1.
P1.5	~	PWM1	I/O	1
	ICPDAT		I/O	
P1.6	ICEDAT		1/()	

Publication Release Date: Jul, 29, 2009 Revision A06

9 -

# nuvoTon

P2.0	A8	I/O	PORT2:
P2.1	A9	I/O	
P2.2	A10	I/O	
P2.3	A11	I/O	Support 4 mode output and 2 mode input.
P2.4	A12	I/O	Multifunction pins for A8-A15,.
P2.5	A13	I/O	
P2.6	A14	I/O	
P2.7	A15	I/O	X() - X/
P3.0	RXD	I/O	PORT3:
P3.1	TXD	I/O	Support 4 made output and 2 made input
P3.2	/INT0	I/O	Support 4 mode output and 2 mode input.
P3.3	/INT1	I/O	Multifunction pins for RXD & TXD (uart), /INT0,
P3.4	T0	I/O	/INT1, T0, T1, /WR and /RD.
P3.5	T1	I/O	
P3.6	/WR	I/O	
P3.7	/RD	I/O	(0)
P4.0		I/O	PORT4:
P4.1		I/O	Quasi output with internal pull up.
P4.2		I/O	(B.97)
P4.3		I/O	0/3

<sup>\*</sup> Note: TYPE I: input, O: output, I/O: bi-directional.

In application if any pins need external pull-up, it is recommended to add a pull-up resistor (10k $\Omega$ ) between pin and power (V<sub>DD</sub>) instead of directly wiring pin to V<sub>DD</sub> for enhancing EMC.



#### 6. FUNCTIONAL DESCRIPTION

N79E352(R) architecture consist of a 4T 8051 core controller surrounded by various registers, 8K bytes Flash EPROM, 256 bytes of RAM, 128 bytes NVM Data Flash EPROM; three timer/counters, one UART serial port, one I2C serial port, eight keyboard interrupt input, 2-channel PWM with 8-bit counter and Flash EPROM program by Writer.

#### 6.1 On-Chip Flash EPROM

N79E352(R) includes one 8K bytes of main Flash EPROM for application program which need Writer to program the Flash EPROM.

#### 6.2 I/O Ports

N79E352(R) has four 8-bit, one 4-bit port and one 2-bit port, with at least 36 I/O pins. All ports (except port 4) can be used as four outputs mode when it may set by PxM1.y and PxM2.y registers, it has strong pull-ups and pull-downs, and does not need any external pull-ups. Otherwise it can be used as general I/O port as open drain circuit. All ports can be used bi-directional and these are as I/O ports. These ports are not true I/O, but rather are pseudo-I/O ports. This is because these ports have strong pull-downs and weak pull-ups.

#### 6.3 Serial I/O

N79E352(R) has one UART serial port that is functionally similar to the serial port of the original 8052 family. However the serial port on N79E352(R) can operate in different modes in order to obtain timing similarity as well. The Serial port has the enhanced features of Automatic Address recognition and Frame Error detection.

#### 6.4 Timers

The device has total three 16-bit timers; two 16-bit timers that have functions similar to the timers of the 8052 family, and third timer is capable to function as timer and also provide capture support. When used as timers, user has a choice to set 12 or 4 clocks per count that emulates the timing of the original 8052. Each timer's count value is stored in two SFR locations that can be written or read by software. There are also some other SFRs associated with the timers that control their mode and operation.

#### 6.5 Interrupts

The Interrupt structure in N79E352(R) is slightly different from that of the standard 8052. Due to the presence of additional features and peripherals, the number of interrupt sources and vectors has been increased.

#### 6.6 Data Pointers

The original 8052 had only one 16-bit Data Pointer (DPL, DPH). In the N79E352(R), there is an additional 16-bit Data Pointer (DPL1, DPH1). This new Data Pointer uses two SFR locations which were unused in the original 8052. In addition there is an added instruction, DEC DPTR (op-code A5H), which helps in improving programming flexibility for the user.

#### 6.7 Architecture

N79E352(R) is based on the standard 8052 device. It is built around an 8-bit ALU that uses internal registers for temporary storage and control of the peripheral devices. It can execute the standard 8052 instruction set.

Publication Release Date: Jul, 29, 2009

Revision A06

## nuvoTon

#### 6.7.1 ALU

The ALU is the heart of the N79E352(R). It is responsible for the arithmetic and logical functions. It is also used in decision making, in case of jump instructions, and is also used in calculating jump addresses. The user cannot directly use the ALU, but the Instruction Decoder reads the op-code, decodes it, and sequences the data through the ALU and its associated registers to generate the required result. The ALU mainly uses the ACC which is a special function register (SFR) on the chip. Another SFR, namely B register is also used in Multiply and Divide instructions. The ALU generates several status signals which are stored in the Program Status Word register (PSW).

#### 6.7.2 Accumulator

The Accumulator (ACC) is the primary register used in arithmetic, logical and data transfer operations in N79E352(R). Since the Accumulator is directly accessible by the CPU, most of the high speed instructions make use of the ACC as one argument.

#### 6.7.3 B Register

This is an 8-bit register that is used as the second argument in the MUL and DIV instructions. For all other instructions it can be used simply as a general purpose register.

#### 6.7.4 Program Status Word:

This is an 8-bit SFR that is used to store the status bits of the ALU. It holds the Carry flag, the Auxiliary Carry flag, General purpose flags, the Register Bank Select, the Overflow flag, and the Parity flag.

#### 6.7.5 Scratch-pad RAM

N79E352(R) has a 256 bytes on-chip scratch-pad RAM. These can be used by the user for temporary storage during program execution. A certain section of this RAM is bit addressable, and can be directly addressed for this purpose.

#### 6.7.6 Stack Pointer

N79E352(R) has an 8-bit Stack Pointer which points to the top of the Stack. This stack resides in the Scratch Pad RAM. Hence the size of the stack is limited by the size of this RAM.

#### 6.8 Power Management

Like the standard 80C52, the N79E352(R) also has IDLE and POWER DOWN modes of operation. The N79E352(R) provides a new Economy mode which allow user to switch the internal clock rate divided by either 4, 64 or 1024. In the IDLE mode, the clock to the CPU core is stopped while the timers, serial ports and interrupts clock continue to operate. In the POWER DOWN mode, all the clock an. are stopped and the chip operation is completely stopped. This is the lowest power consumption state.



#### 7. MEMORY ORGANIZATION

N79E352(R) separates the memory into two separate sections, the Program Memory and the Data Memory. The Program Memory is used to store the instruction op-codes, while the Data Memory is used to store data or for memory mapped devices.




Figure 7-1: N79E352(R) Memory Map

### 7.1 Program Memory (on-chip Flash)

The Program Memory on N79E352(R) can be up to 8K bytes long. All instructions are fetched for execution from this memory area. The MOVC instruction can also access this memory region.

Publication Release Date: Jul, 29, 2009 Revision A06

-



#### 7.2 Data Memory

The N79E352(R) has NVM data memory of 128 bytes for customer's data store used. The NVM data memory has 8 pages area and each page has 16 bytes. The N79E352(R) can access up to 64Kbytes of external Data Memory. This memory region is accessed by the MOVX instructions. For NVM s/w read access, user require to set EnNVM bit, otherwise, the access will goes to external data memory. N79E352(R) has the standard 256 bytes of on-chip Scratchpad RAM. This can be accessed either by direct addressing or by indirect addressing. There are also some Special Function Registers (SFRs), which can only be accessed by direct addressing. Since the Scratchpad RAM is only 256 bytes, it can be used only when data contents are small.

#### 7.3 Scratch-pad RAM and Register Map

As mentioned before, N79E352(R) has separate Program and Data Memory areas. The on-chip 256 bytes scratch pad RAM is in addition to the external memory. There are also several Special Function Registers (SFRs) which can be accessed by software. The SFRs can be accessed only by direct addressing, while the on-chip RAM can be accessed by either direct or indirect addressing.




Figure 7-2: N79E352(R) RAM and SFR Memory Map

Since the scratch-pad RAM is only 256 bytes it can be used only when data contents are small. There are several other special purpose areas within the scratch-pad RAM. These are illustrated in next figure. White the state of the state of






Figure 7-3: Scratch-pad RAM

Publication Release Date: Jul, 29, 2009

Revision A06



#### 7.3.1 Working Registers

There are four sets of working registers, each consisting of eight 8-bit registers. These are termed as Banks 0, 1, 2, and 3. Individual registers within these banks can be directly accessed by separate instructions. These individual registers are named as R0, R1, R2, R3, R4, R5, R6 and R7. However, at any one time N79E352 can work with only one particular bank. The bank selection is done by setting RS1-RS0 bits in the PSW. The R0 and R1 registers are used to store the address for indirect accessing.

#### 7.3.2 Bit addressable Locations

The Scratch-pad RAM area from location 20h to 2Fh is byte as well as bit addressable. This means that a bit in this area can be individually addressed. In addition some of the SFRs are also bit addressable. The instruction decoder is able to distinguish a bit access from a byte access by the type of the instruction itself. In the SFR area, any existing SFR whose address ends in a 0 or 8 is bit addressable.

#### 7.3.3 Stack

The scratch-pad RAM can be used for the stack. This area is selected by the Stack Pointer (SP), which stores the address of the top of the stack. Whenever a jump, call or interrupt is invoked the return address is placed on the stack. There is no restriction as to where the stack can begin in the RAM. By default however, the Stack Pointer contains 07h at reset. The user can then change this to any value desired. The SP will point to the last used value. Therefore, the SP will be incremented and then address saved onto the stack. Conversely, while popping from the stack the contents will be read first, and then the SP is decreased.



#### 8. SPECIAL FUNCTION REGISTERS

The N79E352(R) uses Special Function Registers (SFRs) to control and monitor peripherals and their Modes.

The SFRs reside in the register locations 80-FFh and are accessed by direct addressing only. Some of the SFRs are bit addressable. This is very useful in cases where one wishes to modify a particular bit without changing the others. The SFRs that are bit addressable are those whose addresses end in 0 or 8. The N79E352(R) contains all the SFRs present in the standard 8052. However, some additional SFRs have been added. In some cases unused bits in the original 8052 have been given new functions. The list of SFRs is as follows. The table is condensed with eight locations per row. Empty locations indicate that there are no registers at these addresses. When a bit or register is not implemented, it will read high.

#### 8.1 SFR Location Table

F8	IP1						020	0	FF
F0	В						46	IP1H	F7
E8	EIE	KBL			PORTS	P5M1	P5M2		EF
E0	ACC				CCL0	CCH0		(1)/2/	E7
D8	WDCON		PWM0L	PWM1L	PWMCON1			102	DF
D0	PSW							PWMCON3	D7
C8	T2CON	T2MOD	RCAP2L	RCAP2H	TL2	TH2	NVMCON	NVMDAT	CF
C0	I2CON	I2ADDR	ROMMAP		PMR	STATUS	NVMADDR	TA	C7
В8	IP0	SADEN			I2DATA	I2STATUS	I2CLK	I2TIMER	BF
В0	P3	P0M1	P0M2	P1M1	P1M2	P2M1	P2M2	IP0H	В7
A8	E	SADDR							AF
Α0	P2	KBI	AUXR1	CAPCON0	CAPCON1	P4			A7
98	SCON	SBUF					P3M1	P3M2	9F
90	P1				P5				97
88	TCON	TMOD	TL0	TL1	TH0	TH1	CKCON		8F
80	P0	SP	DPL	DPH	DPL1	DPH1	DPS	PCON	87

Note: The SFRs in the column with dark borders are bit-addressable.

Table 8- 1: Special Function Register Location Table

Publication Release Date: Jul, 29, 2009

Revision A06

# nuvoTon

SYMBOL	DEFINITION	ADDRESS	MSB		BIT AD	DRESS, SY	MBOL			LSB	RESET
IP1	INTERRUPT PRIORITY 1	F8H	PCAP	РВО	- 12	PWDI	_	_	PKB	PI2	00x0 xx00B
IP1H	INTERRUPT HIGH PRIORITY 1	F7H	PCAPH	РВОН	100	PWDIH	-	-	PKBH	PI2H	00x0 xx00B
В	B REGISTER	F0H	B.7	B.6	B.5	B.4	B.3	B.2	B.1	B.0	0000 0000B
P5M2	PORT 5 OUTPUT MODE 2	EEH	-	-	- %		No. of	E.	P5M2.1	P5M2.0	CONFIGO.PMOE E=1; Xxxx xx00B CONFIGO.PMOE E=0; Xxxx xx11B
P5M1	PORT 5 OUTPUT MODE 1	EDH	-	-	-		- We	ENCLK	P5M1.1	P5M1.0	CONFIGO.PMOE E=1; Xxxx x000B CONFIGO.PMOE E=0; Xxxx x011B
PORTS	PORT SHMITT REGISTER	ECH	-	-	P5S	-	P3S	P2S	P1S	P0S	xx0x 0000B
KBL	KEYBOARD LEVEL REGISTER	E9H	KBL.7	KBL.6	KBL.5	KBL.4	KBL.3	KBL.2	KBL.1	KBL.0	0000 0000B
EIE	INTERRUPT ENABLE 1	E8H	ECPTF	EBO	-	EWDI	-	-	EKB	El2	00x0 xx00B
CCH0	INPUT CAPTURE 0 HIGH	E5H	CCH0.7	CCH0.6	CCH0.5	CCH0.4	CCH0.3	CCH0.2	CCH0.1	CCH0.0	0000 0000B
CCL0	INPUT CAPTURE 0 LOW	E4H	CCL0.7	CCL0.6	CCL0.5	CCL0.4	CCL0.3	CCL0.2	CCL0.1	CCL0.0	0000 0000B
ACC	ACCUMULATOR	E0H	ACC.7	ACC.6	ACC.5	ACC.4	ACC.3	ACC.2	ACC.1	ACC.0	0000 0000B
PWMCON1	PWM CONTROL REGISTER 1	DCH	PWMRUN	-	_	CLRPWM	_	-	-	_	0xx0 xxxxB
PWM1L	PWM 1 LOW BITS REGISTER	DBH	PWM1.7	PWM1.6	PWM1.5	PWM1.4	PWM1.3	PWM1.2	PWM1.1	PWM1.0	0000 0000B
PWM0L	PWM 0 LOW BITS REGISTER	DAH	PWM0.7	PWM0.6	PWM0.5	PWM0.4	PWM0.3	PWM0.2	PWM0.1	PWM0.0	0000 0000B
WDCON	WATCH-DOG CONTROL	D8H	WDRUN	POR	-	-	WDIF	WTRF	EWRST	WDCLR	POR: X1xx 0000B External reset: Xxxx 0xx0B Watchdog reset: Xxxx 01x0B
PWMCON3	PWM CONTROL REGISTER 3	D7H	-	-	PWM10E	PWM0OE	PCLK.1	PCLK.0	FP1	FP0	Xx00 0000B
PSW	PROGRAM STATUS WORD	D0H	CY	AC	F0	RS1	RS0	OV	F1	Р	0000 0000B
NVMDATA	NVM DATA	CFH	NVMDATA.7	NVMDATA.6	NVMDATA.5	NVMDATA.4	NVMDATA. 3	NVMDATA. 2	NVMDATA. 1	NVMDATA.	0000 0000B
NVMCON	NVM CONTROL	CEH	EER	EWR	EnNVM	-	-	-	-	-	000x xxxxB
TH2	TIMER 2 MSB	CDH	TH2.7	TH2.6	TH2.5	TH2.4	TH2.3	TH2.2	TH2.1	TH2.0	0000 0000B
TL2	TIMER 2 LSB	ССН	TL2.7	TL2.6	TL2.5	TL2.4	TL2.3	TL2.2	TL2.1	TL2.0	0000 0000B
RCAP2H	TIMER 2 RELOAD MSB	СВН	RCAP2H.7	RCAP2H.6	RCAP2H.5	RCAP2H.4	RCAP2H.3	RCAP2H.2	RCAP2H.1	RCAP2H.0	0000 0000B
RCAP2L	TIMER 2 RELOAD LSB	CAH	RCAP2L.7	RCAP2L.6	RCAP2L.5	RCAP2L.4	RCAP2L.3	RCAP2L.2	RCAP2L.1	RCAP2L.0	0000 0000B
T2MOD	TIMER 2 MODE	С9Н	-	-	-	ICEN0	T2CR	1	T2OE	DCEN	Xxx0 0100B
T2CON	TIMER 2 CONTROL	C8H	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL	0000 0000B
TA	TIMED ACCESS PROTECTION	C7H	TA.7	TA.6	TA.5	TA.4	TA.3	TA.2	TA.1	TA.0	0000 0000B
NVMADDR	NVM LOW BYTE ADDRESS	С6Н	NVMADDR.7	NVMADDR.6	NVMADDR.5	NVMADDR.4	NVMADDR. 3	NVMADDR. 2	NVMADDR.	. NVMADDR.	. 0000 0000B
STATUS	STATUS REGISTER	С5Н	-	-	-	-	-	-	SPTA0	SPRA0	Xxxx xx00B
PMR	POWER MANAGEMENT REGISTER	C4H	CD1	CD0	SWB	-	-	ALE-OFF	-	-	010x xxxxB
ROMMAP	ROMMAP REGISTER	C2H	ws	1	-	-	-	1	1	0	01xxx110B
I2ADDR	I2C ADDRESS1	C1H	ADDR.7	ADDR.6	ADDR.5	ADDR.4	ADDR.3	ADDR.2	ADDR.1	GC	xxxxxxx0B

# nuvoTon

SYMBOL	DEFINITION	ADDRESS	MSB		BIT AD	DRESS, SY	MBOL			LSB	RESET
I2CON	I2C CONTROL REGISTER	С0Н	-	ENSI	STA	STO	SI	AA	-	-	x00000xxB
I2TIMER	I2C TIMER COUNTER REGISTER	BFH	-	-	- 75	_	-	ENTI	DIV4	TIF	Xxxx x000B
I2CLK	I2C CLOCK RATE	BEH	I2CLK.7	I2CLK.6	I2CLK.5	I2CLK.4	I2CLK.3	I2CLK.2	I2CLK.1	I2CLK.0	0000 0000B
I2STATUS	I2C STATUS	BDH	I2STATUS.7	I2STATUS.6	I2STATUS.5	I2STATUS.4	I2STATUS. 3	I2STATUS. 2	I2STATUS.	I2STATUS. 0	1111 1000B
I2DAT	I2C DATA	всн	I2DAT.7	I2DAT.6	I2DAT.5	I2DAT.4	I2DAT.3	I2DAT.2	I2DAT.1	I2DAT.0	xxxxxxxxB
SADEN	SLAVE ADDRESS MASK	В9Н	SADEN.7	SADEN.6	SADEN.5	SADEN.4	SADEN.3	SADEN.2	SADEN.1	SADEN.0	00000000B
IP0	INTERRUPT PRIORITY	В8Н	=	-	PT2	PS	PT1	PX1	PT0	PX0	Xx00 0000B
IP0H	INTERRUPT HIGH PRIORITY	В7Н	-	-	PT2H	PSH	PT1H	PX1H	РТ0Н	PX0H	Xx00 0000B
P2M2	PORT 2 OUTPUT MODE 2	В6Н	P2M2.7	P2M2.6	P2M2.5	P2M2.4	P2M2.3	P2M2.2	P2M2.1	P2M2.0	CONFIGO.PMOD E=1; 0000 0000B CONFIGO.PMOD E=0; 1111 1111B
P2M1	PORT 2 OUTPUT MODE 1	B5H	P2M1.7	P2M1.6	P2M1.5	P2M1.4	P2M1.3	P2M1.2	P2M1.1	P2M1.0	CONFIGO.PMOD E=1; 0000 0000B CONFIGO.PMOD E=0; 1111 1111B
P1M2	PORT 1 OUTPUT MODE 2	B4H	P1M2.7	P1M2.6	P1M2.5	P1M2.4	P1M2.3	P1M2.2	P1M2.1	P1M2.0	CONFIGO.PMOD E=1; 0000 0000B CONFIGO.PMOD E=0; 1111 1111B
P1M1	PORT 1 OUTPUT MODE 1	взн	P1M1.7	P1M1.6	P1M1.5	P1M1.4	P1M1.3	P1M1.2	P1M1.1	P1M1.0	CONFIGO.PMOD E=1; 0000 0000B CONFIGO.PMOD E=0; 1111 1111B
P0M2	PORT 0 OUTPUT MODE 2	B2H	P0M2.7	P0M2.6	P0M2.5	P0M2.4	P0M2.3	P0M2.2	P0M2.1	P0M2.0	1111 1111B
P0M1	PORT 0 OUTPUT MODE 1	B1H	P0M1.7	P0M1.6	P0M1.5	P0M1.4	P0M1.3	P0M1.2	P0M1.1	P0M1.0	1111 1111B
P3	PORT3	вон	P3.7	P3.6	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0	1111 1111B
			/RD	/WR	T1	ТО	/INT1	/INT0	TXD	RXD	
SADDR	SLAVE ADDRESS	А9Н	SADDR.7	SADDR.6	SADDR.5	SADDR.4	SADDR.3	SADDR.2	SADDR.1	SADDR.0	0000 0000B
IE /	INTERRUPT ENABLE	A8H	EA	_	ET2	ES	ET1	EX1	ET0	EX0	0x00 0000B
P4	PORT4	A5H	-	-	-	-	P4.3	P4.2	P4.1	P4.0	Xxxx 1111B
CAPCON1	CAPTURE CONTROL 1	A4H	0	T0CC	-	-	ENF0	-	-	CPTF0	00xx 0xx0B
CAPCON0	CAPTURE CONTROL 0	АЗН	-	-	-	-	CCT0.1	CCT0.0	-	-	Xxxx 00xxB
AUXR1	AUX FUNCTION REGISTER 1	A2H	KBF	BOD	BOI	LPBOV	SRST	BOV1	BOV0	BOS	0000 0000B
KBI	KEYBOARD INTERRUPT	A1H	KBI.7	KBI.6	KBI.5	KBI.4	KBI.3	KBI.2	KBI.1	KBI.0	0000 0000B
P2	PORT 2	A0H	P2.7	P2.6	P2.5	P2.4	P2.3	P2.2	P2.1	P2.0	1111 1111B
	5%	0.0	A15	A14	A13	A12	A11	A10	A9	A8	
РЗМ2	PORT 3 OUTPUT MODE 2	9FH	P3M2.7	P3M2.6	P3M2.5	P3M2.4	P3M2.3	P3M2.2	P3M2.1	P3M2.0	CONFIG0.PMOD E=1; 0000 0000B CONFIG0.PMOD E=0; 1111 1111B

Publication Release Date: Jul, 29, 2009 Revision A06

- 19 -

# nuvoTon

SYMBOL	DEFINITION	ADDRESS	MSB BIT ADDRESS, SYMBOL LSB								RESET
P3M1	PORT 3 OUTPUT MODE 1	9EH	P3M1.7	P3M1.6	P3M1.5	P3M1.4	P3M1.3	P3M1.2	P3M1.1	P3M1.0	CONFIGO.PMOD E=1; 0000 0000B CONFIGO.PMOD E=0;
SBUF	SERIAL BUFFER	99H	SBUF.7	SBUF.6	SBUF.5	SBUF.4	SBUF.3	SBUF.2	SBUF.1	SBUF.0	1111 1111B Xxxx xxxxB
SCON	SERIAL CONTROL	98H	SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI	0000 0000B
P5	PORT5	94H	-	-	-	-	-	-	P5.1	P5.0	Xxxx xx11B
. 0		0	_	_	_	- 1	YOU	(13)	XTAL1	XTAL2	
			_	-	_	-	1000	1 /3	\\	CLKOUT	-
P1	PORT 1	90H	P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0	1111 1111B
			_	-	PWM1	PWM0	SCL	SDA	T2EX	T2	
CKCON	CLOCK CONTROL	8EH	WD1	WD0	T2M	T1M	ТОМ	MD2	MD1	MD0	0000 0001B
TH1	TIMER HIGH 1	8DH	TH1.7	TH1.6	TH1.5	TH1.4	TH1.3	TH1.2	TH1.1	TH1.0	0000 0000B
TH0	TIMER HIGH 0	8CH	TH0.7	TH0.6	TH0.5	TH0.4	TH0.3	TH0.2	TH0.1	TH0.0	0000 0000B
TL1	TIMER LOW 1	8BH	TL1.7	TL1.6	TL1.5	TL1.4	TL1.3	TL1.2	TL1.1	TL1.0	0000 0000B
TL0	TIMER LOW 0	8AH	TL0.7	TL0.6	TL0.5	TL0.4	TL0.3	TL0.2	TL0.1	TL0.0	0000 0000B
TMOD	TIMER MODE	89H	GATE	C/T	M1	МО	GATE	C/T	M1	M0	0000 0000B
TCON	TIMER CONTROL	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	0000 0000B
PCON	POWER CONTROL	87H	SM0D	SMOD0	BOF	-	GF1	GF0	PD	IDL	001x 0000B
DPS	DATA POINTER SELECT	86H	-	-	-	-	-	-	-	DPS.0	Xxxx xxx0B
DPH1	DATA POINTER HIGH 1	85H	DPH1.7	DPH1.6	DPH1.5	DPH1.4	DPH1.3	DPH1.2	DPH1.1	DPH1.0	0000 0000B
DPL1	DATA POINTER LOW 1	84H	DPL1.7	DPL1.6	DPL1.5	DPL1.4	DPL1.3	DPL1.2	DPL1.1	DPL1.0	0000 0000B
DPH	DATA POINTER HIGH	83H	DPH.7	DPH.6	DPH.5	DPH.4	DPH.3	DPH.2	DPH.1	DPH.0	0000 0000B
DPL	DATA POINTER LOW	82H	DPL.7	DPL.6	DPL.5	DPL.4	DPL.3	DPL.2	DPL.1	DPL.0	0000 0000B
SP	STACK POINTER	81H	SP.7	SP.6	SP.5	SP.4	SP.3	SP.2	SP.1	SP.0	0000 0111B
P0	PORT 0	80H	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0	1111 1111B
			AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	
			KB7	KB6	KB5	KB4	KB3	KB2	KB1	KB0	



#### 8.2 SFR Detail Bit Descriptions

$\neg$	DT.	$\mathbf{a}$
-()	ĸı	u

Bit:	7	6	5	4	3	2	1	0
	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0

Mnemonic: P0 Address: 80h

Port 0 is an open-drain bi-directional I/O port. This port provides a multiplexed low order address/data bus during accesses to external memory. The ports also support alternate input function for Keyboard pins (KB0-7).

BIT	NAME	FUNCTION	50 6.
7	P0.7	AD7 or KB7 or I/O pin by alternative.	Sa L
6	P0.6	AD6 or KB6 or I/O pin by alternative.	(C) (C)
5	P0.5	AD5 or KB5 or I/O pin by alternative.	
4	P0.4	AD4 or KB4 or I/O pin by alternative.	20 C
3	P0.3	AD3 or KB3 or I/O pin by alternative.	12.5%
2	P0.2	AD2 or KB2 or I/O pin by alternative.	40)
1	P0.1	AD1 or KB1 or I/O pin by alternative.	8
0	P0.0	AD0 or KB0 or I/O pin by alternative.	

Note: The initial value of the port is set by CONFIG0.PRHI bit. The default setting for CONFIG0.PRHI =1 which the alternative function output is turned on upon reset. If CONFIG0.PRHI is set to 0, the user has to write a 1 to port SFR to turn on the alternative function output.

#### STACK POINTER

Bit:	7	6	5	4	3	2	1	0
	SP.7	SP.6	SP.5	SP.4	SP.3	SP.2	SP.1	SP.0

Mnemonic: SP Address: 81h

BIT	NAME	FUNCTION
7-0		The Stack Pointer stores the Scratch-pad RAM address where the stack begins. In other words it always points to the top of the stack.

#### **DATA POINTER LOW**

Bit:	7	6	5	4	3	2	1	0
	DPL.7	DPL.6	DPL.5	DPL.4	DPL.3	DPL.2	DPL.1	DPL.0

Mnemonic: DPL Address: 82h

BIT	NAME	FUNCTION
7-0	DPL.[7:0]	This is the low byte of the standard 8052 16-bit data pointer.

#### **DATA POINTER HIGH**

Bit: 7 6 5 4 3	2 1 0
----------------	-------

Publication Release Date: Jul, 29, 2009 Revision A06

- 21 -



	DPH.7	DPH.6	DPH.5	DPH.4	DPH.3	DPH.2	DPH.1	DPH.0
Mnem	onic: DPH						,	Address: 83
BIT	NAME	FUNCTIO	ON	- 7	20 1			
7-0	DPH.[7:0]	This is th	e high byte	of the stand	ard 8052 16	-bit data poi	nter.	
		This is th	e high byte	of the DPTF	R 16-bit data	pointer.		
DATA	POINTER LO	OW 1			16		v-	
Bit:	7	6	5	4	3	2	1/4	0
	DPL1.7	DPL1.6	DPL1.5	DPL1.4	DPL1.3	DPL1.2	DPL1.1	DPL1.0
<b>I</b> nem	onic: DPL1					, Ć	320	Address: 84
BIT	NAME	FUNCTIO	ON				8	The
7-0	DPL1.[7:0]	to the Ni simply b access [	79E352(R). by setting re DPL1 and D	The user ca egister DPS	an switch be = 1. The in e of DPL ar	etween DPL nstructions nd DPH. If th	nter that has ., DPH and I that use DF ney are not r er.	DPL1, DPH TR will no
ATA	POINTER H	IGH 1						
Bit:	7	6	5	4	3	2	1	0
	DPH1.7	DPH1.6	DPH1.5	DPH1.4	DPH1.3	DPH1.2	DPH1.1	DPH1.0
∕Inem	onic: DPH1						,	Address: 85
BIT	NAME	FUNCTI	ON					
7-0	DPH1.[7:0]	added to DPH1 s now acc	the N79E imply by se ess DPL1	352(R). The etting registe	user can so r DPS = 1. place of DF	witch betwee The instruc PL and DPH	ta pointer then DPL, DPI tions that us I. If they are he user.	H and DPL se DPTR w
ΔΤΔ	POINTER S	SELECT						
Bit:		6	5	4	3	2	1	0
	-	-	-	-	-	-	-	DPS.0
∕Inem	onic: DPS			•	•	•	,	Address: 86
BIT	NAME	FUNCTIO	ON					
7-1	3/1/2	Reserved	d.					
0	DPS	active Da	This bit is used to select either the DPL,DPH pair or the DPL1,DPH1 pair as the active Data Pointer. When set to 1, DPL1, DPH1 will be selected, otherwise DPL, DPH will be selected.					
	ER CONTRO	0 4	De Selected	1.				

# nuvoTon

SMOD SMOD0 BOF	-	GF1	GF0	PD	IDL	l
----------------	---	-----	-----	----	-----	---

Mnemonic: PCON Address: 87h

BIT	NAME	FUNCTION
7	SMOD	1: This bit doubles the serial port baud rate in mode 1, 2, and 3.
6	SMOD0	0: Framing Error Detection Disable. SCON.7 (SM0/FE) bit is used as SM0 (standard 8052 function).
0	SMODU	1: Framing Error Detection Enable. SCON.7 (SM0/FE) bit is used to reflect as Frame Error (FE) status flag.
		0: Cleared by software.
5	BOF	1: Set automatically when a brownout reset or interrupt has occurred. Also set at power on.
4	-	Reserved.
3	GF1	General purpose user flags.
2	GF0	General purpose user flags.
1	PD	1: The CPU goes into the POWER DOWN mode. In this mode, all the clocks are stopped and program execution is frozen.
0	IDL	1: The CPU goes into the IDLE mode. In this mode, the clocks CPU clock stopped, so program execution is frozen. But the clock to the serial, timer and interrupt blocks is not stopped, and these blocks continue operating.

#### **TIMER CONTROL**

Bit:	7	6	5	4	3	2	1	0
	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0

Mnemonic: TCON Address: 88h

IVIIICII	ionic. Toolv	Address. oon
BIT	NAME	FUNCTION
7	TF1	Timer 1 Overflow Flag. This bit is set when Timer 1 overflows. It is cleared automatically when the program does a timer 1 interrupt service routine. Software can also set or clear this bit.
6	TR1	Timer 1 Run Control. This bit is set or cleared by software to turn timer/counter on or off.
5	TF0	Timer 0 Overflow Flag. This bit is set when Timer 0 overflows. It is cleared automatically when the program does a timer 0 interrupt service routine. Software can also set or clear this bit.
4	TR0	Timer 0 Run Control. This bit is set or cleared by software to turn timer/counter on or off.
3	IE1	Interrupt 1 Edge Detect Flag: Set by hardware when an edge/level is detected on INT1. This bit is cleared by hardware when the service routine is vectored to only if the interrupt was edge triggered. Otherwise it follows the inverse of the pin.
2	IT1	Interrupt 1 Type Control. Set/cleared by software to specify falling edge/ low level triggered external inputs.
1	IE0	Interrupt 0 Edge Detect Flag. Set by hardware when an edge/level is detected on

Publication Release Date: Jul, 29, 2009 Revision A06

23 -



		INTO. This bit is cleared by hardware when the service routine is vectored to only if the interrupt was edge triggered. Otherwise it follows the inverse of the pin.
0	IT0	Interrupt 0 Type Control: Set/cleared by software to specify falling edge/ low level triggered external inputs.

#### **TIMER MODE CONTROL**

Bit:	7	6	5	4	3	2	1	0
	GATE	C/T	M1	M0	GATE	C/T	M1	M0
	TIMER1				TIMER0	10 JI		

Mnemonic: TMOD Address: 89h

BIT	NAME	FUNCTION
7	GATE	Gating control: When this bit is set, Timer/counter 1 is enabled only while the INT1 pin is high and the TR1 control bit is set. When cleared, the INT1 pin has no effect, and Timer 1 is enabled whenever TR1 control bit is set.
6	C/T	Timer or Counter Select: When clear, Timer 1 is incremented by the internal clock. When set, the timer counts falling edges on the T1 pin.
5	M1	Timer 1 mode select bit 1. See table below.
4	M0	Timer 1 mode select bit 0. See table below.
3	GATE	Gating control: When this bit is set, Timer/counter 0 is enabled only while the $\overline{\text{INT0}}$ pin is high and the TR0 control bit is set. When cleared, the $\overline{\text{INT0}}$ pin has no effect, and Timer 0 is enabled whenever TR0 control bit is set.
2	C/T	Timer or Counter Select: When clear, Timer 0 is incremented by the internal clock. When set, the timer counts falling edges on the T0 pin.
1	M1	Timer 0 mode select bit 1. See table below.
0	M0	Timer 0 mode select bit 0. See table below.

### M1, M0: Mode Select bits:

M1	MO	MODE					
0	0	Mode 0: 8-bit timer/counter TLx serves as 5-bit pre-scale.					
0	1	Mode 1: 16-bit timer/counter, no pre-scale.					
21	0	Mode 2: 8-bit timer/counter with auto-reload from THx.					
10	1	Mode 3: (Timer 0) TL0 is an 8-bit timer/counter controlled by the standard Timer0 control bits. TH0 is an 8-bit timer only controlled by Timer1 control bits. (Timer 1) Timer/Counter 1 is stopped.					

## TIMER 0 LSB

Bit:	7	6	5	4	3	2	1	0
	TL0.7	TL0.6	TL0.5	TL0.4	TL0.3	TL0.2	TL0.1	TL0.0

Mnemonic: TL0 Address: 8Ah



	T	1								
BIT	NAME	FUNCTIO	ON							
7-0	TL0.[7:0]	Timer 0	LSB.		-XX	派人				
<b>IME</b>	R 1 LSB									
Bit:	7	6	5	4	3	2	1	0		
	TL1.7	TL1.6	TL1.5	TL1.4	TL1.3	TL1.2	TL1.1	TL1.0		
Mnem	onic: TL1				100	22		Address: 8Bh		
BIT	NAME	FUNCTION								
7-0	TL1.[7:0]	Timer 1 LSB.								
LIME	R 0 MSB	I					200	P. T. T.		
Bit:	7	6	5	4	3	2	VA C	260		
	TH0.7	TH0.6	TH0.5	TH0.4	TH0.3	TH0.2	TH0.1	TH0.0		
Mnem	onic: TH0		1	•	•	•	9	Address: 8C		
BIT	NAME	FUNCTI	ON					70 V		
7-0	TH0.[7:0]	Timer 0						(4)		
	R 1 MSB							1000		
IIIVI⊑F Bit:	7 1 WSB	6	5	4	3	2	1	0		
Dit.	, TH1.7	TH1.6	TH1.5	TH1.4	TH1.3	TH1.2	TH1.1	TH1.0		
Mnem	onic: TH1							Address: 8Dh		
BIT	NAME									
7-0	TH1.[7:0]	FUNCTION Timer 1 MSB.								
			IVIOD.							
CLOC Bit:	K CONTRO		E	4	3	0	4	0		
DIL.	7 WD1	6 WD0	5 T2M	T1M	TOM	2 MD2	1 MD1	0 MD0		
			. =			2		23		
Mnem	onic: CKCOI	N						Address: 8Eh		
BIT	NAME	FUNCTI	ON							
	ý,	Watchdog timer mode select bits: These bits determine the time-out period for the watchdog timer. In all four time-out options the reset time-out is 512 clocks more than the interrupt time-out period.								
	25		WD1	WD0 Ir	iterrupt time	out Res	et time-out			
7-5	WD1~0	5	0	0	2 <sup>6</sup>		<sup>6</sup> + 512			
-	9	00-	0	1						
	2/2	W)								
7-5	WD1~0		an the interr WD1	upt time-out WD0 Ir	t period. Iterrupt time	out Res- 2 2		.5 512 6		

Publication Release Date: Jul, 29, 2009 Revision A06

 $2^{15} + 512$