

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










# NAND01G-B NAND02G-B

1 Gbit, 2 Gbit,

### 2112 Byte/1056 Word Page, 1.8V/3V, NAND Flash Memory

#### Feature summary

- High Density NAND Flash memories
  - Up to 2 Gbit memory array
  - Up to 64Mbit spare area
  - Cost effective solutions for mass storage applications
- NAND interface
  - x8 or x16 bus width
  - Multiplexed Address/ Data
  - Pinout compatibility for all densities
- Supply voltage
  - 1.8V device: V<sub>DD</sub> = 1.7 to 1.95V
  - 3.0V device:  $V_{DD} = 2.7$  to 3.6V
- Page size
  - x8 device: (2048 + 64 spare) Bytes
  - x16 device: (1024 + 32 spare) Words
- Block size
  - x8 device: (128K + 4K spare) Bytes
  - x16 device: (64K + 2K spare) Words
- Page Read/Program
  - Random access: 25µs (max)
  - Sequential access: 50ns (min)
  - Page program time: 300μs (typ)
- Copy Back Program mode
  - Fast page copy without external buffering
- Cache Program and Cache Read modes
  - Internal Cache Register to improve the program and read throughputs
- Fast Block Erase
  - Block erase time: 2ms (typ)
- Status Register
- Electronic Signature
- Chip Enable 'don't care'
  - for simple interface with microcontroller



- Serial Number option
- Data protection
  - Hardware and Software Block Locking
  - Hardware Program/Erase locked during Power transitions
- Data integrity
  - 100,000 Program/Erase cycles
  - 10 years Data Retention
- ECOPACK<sup>®</sup> packages
- Development tools
  - Error Correction Code software and hardware models
  - Bad Blocks Management and Wear Leveling algorithms
  - File System OS Native reference software
  - Hardware simulation models

Table 1. Product List<sup>(1)</sup>

Reference	Part Number
	NAND01GR3B
NAND01G-B	NAND01GW3B
NANDOTG-B	NAND01GR4B
	NAND01GW4B
	NAND02GR3B
NAND02G-B	NAND02GW3B
NANDUZG-B	NAND02GR4B
	NAND02GW4B

<sup>1.</sup> x16 organization only available for MCP Products.

# **Contents**

1	Sum	mary description										
2	Mem	Memory array organization1										
	2.1	Bad blocks 15										
3	Sign	al descriptions										
	3.1	Inputs/Outputs (I/O0-I/O7)										
	3.2	Inputs/Outputs (I/O8-I/O15)										
	3.3	Address Latch Enable (AL)										
	3.4	Command Latch Enable (CL)										
	3.5	Chip Enable (E)										
	3.6	Read Enable (R)										
	3.7	Power-Up Read Enable, Lock/Unlock Enable (PRL)										
	3.8	Write Enable (W)										
	3.9	Write Protect (WP)										
	3.10	Ready/Busy (RB)										
	3.11	V <sub>DD</sub> Supply Voltage										
	3.12	V <sub>SS</sub> Ground										
4	Bus	operations										
	4.1	Command Input										
	4.2	Address Input										
	4.3	Data Input										
	4.4	Data Output										
	4.5	Write Protect										
	4.6	Standby 20										
5	Com	mand Set										
6	Devi	ce operations										
	6.1	Read Memory Array										
		6.1.1 Random Read										

		6.1.2 Page Read	. 23								
	6.2	Cache Read	. 26								
	6.3	Page Program	. 27								
		6.3.1 Sequential Input	. 27								
		6.3.2 Random Data Input	. 27								
	6.4	Copy Back Program	. 29								
	6.5	Cache Program	. 31								
	6.6	Block Erase	. 32								
	6.7	Reset	. 32								
	6.8	Read Status Register	. 33								
		6.8.1 Write Protection Bit (SR7)	. 33								
		6.8.2 P/E/R Controller and Cache Ready/Busy Bit (SR6)	. 33								
		6.8.3 P/E/R Controller Bit (SR5)	. 33								
		6.8.4 Cache Program Error Bit (SR1)	. 34								
		6.8.5 Error Bit (SR0)									
		6.8.6 SR4, SR3 and SR2 are Reserved									
	6.9	Read Electronic Signature	. 35								
7	Data	Data protection									
	7.1	Blocks Lock	. 36								
	7.2	Blocks Unlock	. 36								
	7.3	Blocks Lock-Down	. 37								
	7.4	Block Lock Status	. 37								
8	Soft	ware algorithms	40								
J	8.1	Bad Block Management									
	8.2	•									
	8.3	Block Replacement									
		Garbage Collection									
	8.4	Wear-leveling algorithm									
	8.5	Error Correction Code									
	8.6	Hardware Simulation models									
		8.6.1 Behavioral simulation models									
		8.6.2 IBIS simulations models	. 43								
9	Prog	ram and Erase Times and Endurance cycles	. 44								

#### **Contents**

10	Maximum rating
11	DC And AC parameters
	11.1 Ready/Busy Signal electrical characteristics 57
	11.2 Data Protection
12	Package mechanical 59
13	Part numbering
14	Revision history

# List of tables

Table 1.	Product List	2
Table 2.	Product Description	. 9
Table 3.	Signal Names	. 11
Table 4.	Valid Blocks	. 15
Table 5.	Bus Operations	. 20
Table 6.	Address Insertion, x8 Devices	20
Table 7.	Address Insertion, x16 Devices	. 21
Table 8.	Address Definitions, x8	. 21
Table 9.	Address Definitions, x16	. 21
Table 10.	Commands	. 22
Table 11.	Copy Back Program x8 Addresses	. 29
Table 12.	Copy Back Program x16 Addresses	29
Table 13.	Status Register Bits	. 34
Table 14.	Electronic Signature	35
Table 15.	Electronic Signature Byte/Word 4	35
Table 16.	Block Lock Status	
Table 17.	Block Failure	
Table 18.	Program, Erase Times and Program Erase Endurance Cycles	
Table 19.	Absolute Maximum Ratings	
Table 20.	Operating and AC Measurement Conditions	
Table 21.	Capacitance	
Table 22.	DC Characteristics, 1.8V Devices	
Table 23.	DC Characteristics, 3V Devices	
Table 24.	AC Characteristics for Command, Address, Data Input	49
Table 25.	AC Characteristics for Operations	
Table 26.	TSOP48 - 48 lead Plastic Thin Small Outline, 12 x 20 mm, Package Mechanical Data	59
Table 27.	VFBGA63 9.5x12mm - 6x8 active ball array, 0.80mm pitch, Package Mechanical Data	
Table 28.	TFBGA63 9.5x12mm - 6x8 active ball array, 0.80mm pitch, Package Mechanical Data	
Table 29.	Ordering Information Scheme	62
Table 30	Dogument Povision History	62

# **List of figures**

Figure 1.	Logic Block Diagram	. 10
Figure 2.	Logic Diagram	. 10
Figure 3.	TSOP48 Connections, x8 devices	. 12
Figure 4.	FBGA63 Connections, x8 devices (Top view through package)	. 13
Figure 5.	FBGA63 Connections, x16 devices (Top view through package)	. 14
Figure 6.	Memory Array Organization	
Figure 7.	Read Operations	. 24
Figure 8.	Random Data Output During Sequential Data Output	. 25
Figure 9.	Cache Read Operation	. 26
Figure 10.	Page Program Operation	
Figure 11.	Random Data Input During Sequential Data Input	
Figure 12.	Copy Back Program	
Figure 13.	Page Copy Back Program with Random Data Input	
Figure 14.	Cache Program Operation	
Figure 15.	Block Erase Operation	
Figure 16.	Blocks Unlock Operation	
Figure 17.	Read Block Lock Status Operation	
Figure 18.	Block Protection State Diagram	
Figure 19.	Bad Block Management Flowchart	
Figure 20.	Garbage Collection	
Figure 21.	Error Detection	
Figure 22.	Equivalent Testing Circuit for AC Characteristics Measurement	. 47
Figure 23.	Command Latch AC Waveforms	. 51
Figure 24.	Address Latch AC Waveforms	. 51
Figure 25.	Data Input Latch AC Waveforms	
Figure 26.	Sequential Data Output after Read AC Waveforms	. 52
Figure 27.	Read Status Register AC Waveform	
Figure 28.	Read Electronic Signature AC Waveform	. 53
Figure 29.	Page Read Operation AC Waveform	. 54
Figure 30.	Page Program AC Waveform	. 55
Figure 31.	Block Erase AC Waveform	. 56
Figure 32.	Reset AC Waveform	. 56
Figure 33.	Ready/Busy AC Waveform	. 57
Figure 34.	Ready/Busy Load Circuit	. 57
Figure 35.	Resistor Value Versus Waveform Timings For Ready/Busy Signal	. 58
Figure 36.	Data Protection	
Figure 37.	TSOP48 - 48 lead Plastic Thin Small Outline, 12 x 20 mm, Package Outline	. 59
Figure 38.	VFBGA63 9.5x12mm - 6x8 active ball array, 0.80mm pitch, Package Outline	
Figure 39	TERGA63 9 5x12mm - 6x8 active hall array 0.80mm nitch. Package Outline	

### 1 Summary description

The NAND Flash 2112 Byte/ 1056 Word Page is a family of non-volatile Flash memories that uses NAND cell technology. The devices range from 1 Gbit to 2 Gbits and operate with either a 1.8V or 3V voltage supply. The size of a Page is either 2112 Bytes (2048 + 64 spare) or 1056 Words (1024 + 32 spare) depending on whether the device has a x8 or x16 bus width.

The address lines are multiplexed with the Data Input/Output signals on a multiplexed x8 or x16 Input/Output bus. This interface reduces the pin count and makes it possible to migrate to other densities without changing the footprint.

Each block can be programmed and erased over 100,000 cycles. To extend the lifetime of NAND Flash devices it is strongly recommended to implement an Error Correction Code (ECC).

The devices have hardware and software security features:

- A Write Protect pin is available to give a hardware protection against program and erase operations.
- A Block Locking scheme is available to provide user code and/or data protection.

The devices feature an open-drain Ready/Busy output that can be used to identify if the Program/Erase/Read (P/E/R) Controller is currently active. The use of an open-drain output allows the Ready/Busy pins from several memories to be connected to a single pull-up resistor.

A Copy Back Program command is available to optimize the management of defective blocks. When a Page Program operation fails, the data can be programmed in another page without having to resend the data to be programmed.

Each device has Cache Program and Cache Read features which improve the program and read throughputs for large files. During Cache Programming, the device loads the data in a Cache Register while the previous data is transferred to the Page Buffer and programmed into the memory array. During Cache Reading, the device loads the data in a Cache Register while the previous data is transferred to the I/O Buffers to be read.

All devices have the Chip Enable Don't Care feature, which allows code to be directly downloaded by a microcontroller, as Chip Enable transitions during the latency time do not stop the read operation.

All devices have the option of a Unique Identifier (serial number), which allows each device to be uniquely identified.

The Unique Identifier options is subject to an NDA (Non Disclosure Agreement) and so not described in the datasheet. For more details of this option contact your nearest ST Sales office.

The devices are available in the following packages:

- TSOP48 (12 x 20mm) for all products
- VFBGA63 (9.5 x 12 x 1mm, 0.8mm pitch) for 1Gb products
- TFBGA63 (9.5 x 12 x 1.2mm, 0.8mm pitch) for 2Gb Dual Die products

In order to meet environmental requirements, ST offers the NAND01G-B and NAND02G-B in ECOPACK® packages. ECOPACK packages are Lead-free. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with

JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark.

For information on how to order these options refer to *Table 29: Ordering Information Scheme*. Devices are shipped from the factory with Block 0 always valid and the memory content bits, in valid blocks, erased to '1'.

See *Table 2: Product Description*, for all the devices available in the family.

Table 2. Product Description<sup>(1)</sup>

	Part Number Density					Memory Array		Timings				
Reference		Density	Bus Width	Page Size	Block Size		Operating Voltage	Random access time (max)	Sequential access time (min)	Page Program time (typ)	Block Erase (typ)	Packages
	NAND01GR3B		v0	2048+ 64	128K+ 4K		1.7 to 1.95V	25µs	60ns	300µs		TSOP48 VFBGA63
NAND01G -B	NAND01GW3B	- 1Gbit	x8	Bytes	Bytes	64 Pages x 1024 Blocks	2.7 to 3.6V	25µs	50ns	300µs	2ms	
	NAND01GR4B		x16 <sup>(2)</sup>	1024+ 32 Words	64K+ 2K Words		1.7 to 1.95V	25μs	60ns	300µs		
	NAND01GW4B						2.7 to 3.6V	25µs	50ns	300µs		
	NAND02GR3B		v0	x8 2048+ 64 Bytes	64 4K	Pages x 2048 Blocks	1.7 to 1.95V	25μs	60ns	300µs		TSOP48
NAND02G	NAND02GW3B	2Gbit	X8				2.7 to 3.6V	25μs	50ns	300µs		
-B	NAND02GR4B	ZGUIL	x16 <sup>(2)</sup>	1024+ 32	64K+ 2K Words		1.7 to 1.95V	25µs	60ns	300µs	2ms	TFBGA63
	NAND02GW4B		X10\' /	Words			2.7 to 3.6V	25µs	50ns	300µs		

<sup>1.</sup> x16 organization only available for MCP

47/

<sup>2.</sup> Dual Die devices only

Figure 1. Logic Block Diagram





Figure 2. Logic Diagram



1. x16 organization only available for MCP

Table 3. Signal Names

I/O8-15	Data Input/Outputs for x16 devices
I/O0-7	Data Input/Outputs, Address Inputs, or Command Inputs for x8 and x16 devices
AL	Address Latch Enable
CL	Command Latch Enable
Ē	Chip Enable
R	Read Enable
RB	Ready/Busy (open-drain output)
W	Write Enable
WP	Write Protect
PRL	Power-Up Read Enable, Lock/Unlock Enable
V <sub>DD</sub>	Supply Voltage
V <sub>SS</sub>	Ground
NC	Not Connected Internally
DU	Do Not Use

Figure 3. TSOP48 Connections, x8 devices




Figure 4. FBGA63 Connections, x8 devices (Top view through package)





Figure 5. FBGA63 Connections, x16 devices (Top view through package)



# 2 Memory array organization

The memory array is made up of NAND structures where 32 cells are connected in series.

The memory array is organized in blocks where each block contains 64 pages. The array is split into two areas, the main area and the spare area. The main area of the array is used to store data whereas the spare area is typically used to store Error correction Codes, software flags or Bad Block identification.

In x8 devices the pages are split into a 2048 Byte main area and a spare area of 64 Bytes. In the x16 devices the pages are split into a 1,024 Word main area and a 32 Word spare area. Refer to *Figure 6: Memory Array Organization*.

#### 2.1 Bad blocks

The NAND Flash 2112 Byte/ 1056 Word Page devices may contain Bad Blocks, that is blocks that contain one or more invalid bits whose reliability is not guaranteed. Additional Bad Blocks may develop during the lifetime of the device.

The Bad Block Information is written prior to shipping (refer to *Section 8.1: Bad Block Management* for more details).


Table 4: Valid Blocks shows the minimum number of valid blocks in each device. The values shown include both the Bad Blocks that are present when the device is shipped and the Bad Blocks that could develop later on.

These blocks need to be managed using Bad Blocks Management, Block Replacement or Error Correction Codes (refer to *Section 8: Software algorithms*).

Table 4. Valid Blocks

Density of Device	Min	Max
2 Gbits	2008	2048
1 Gbit	1004	1024

Figure 6. Memory Array Organization



### 3 Signal descriptions

See Figure 2: Logic Diagram, and Table 3: Signal Names, for a brief overview of the signals connected to this device.

#### 3.1 Inputs/Outputs (I/O0-I/O7)

Input/Outputs 0 to 7 are used to input the selected address, output the data during a Read operation or input a command or data during a Write operation. The inputs are latched on the rising edge of Write Enable. I/O0-I/O7 are left floating when the device is deselected or the outputs are disabled.

#### 3.2 Inputs/Outputs (I/O8-I/O15)

Input/Outputs 8 to 15 are only available in x16 devices. They are used to output the data during a Read operation or input data during a Write operation. Command and Address Inputs only require I/O0 to I/O7.

The inputs are latched on the rising edge of Write Enable. I/O8-I/O15 are left floating when the device is deselected or the outputs are disabled.

#### 3.3 Address Latch Enable (AL)

The Address Latch Enable activates the latching of the Address inputs in the Command Interface. When AL is high, the inputs are latched on the rising edge of Write Enable.

### 3.4 Command Latch Enable (CL)

The Command Latch Enable activates the latching of the Command inputs in the Command Interface. When CL is high, the inputs are latched on the rising edge of Write Enable.

### 3.5 Chip Enable ( $\overline{E}$ )

The Chip Enable input activates the memory control logic, input buffers, decoders and sense amplifiers. When Chip Enable is low,  $V_{IL}$ , the device is selected. If Chip Enable goes high,  $v_{IH}$ , while the device is busy, the device remains selected and does not go into standby mode.

### 3.6 Read Enable $(\overline{R})$

The Read Enable pin,  $\overline{R}$ , controls the sequential data output during Read operations. Data is valid  $t_{RLQV}$  after the falling edge of  $\overline{R}$ . The falling edge of  $\overline{R}$  also increments the internal column address counter by one.

17/64

#### 3.7 Power-Up Read Enable, Lock/Unlock Enable (PRL)

The Power-Up Read Enable, Lock/Unlock Enable input, PRL, is used to enable and disable the lock mechanism. When PRL is High, V<sub>IH</sub>, the device is in Block Lock mode.

If the Power-Up Read Enable, Lock/Unlock Enable input is not required, the PRL pin should be left unconnected (Not Connected) or connected to  $V_{SS}$ .

### 3.8 Write Enable $(\overline{W})$

The Write Enable input,  $\overline{W}$ , controls writing to the Command Interface, Input Address and Data latches. Both addresses and data are latched on the rising edge of Write Enable.

During power-up and power-down a recovery time of 10µs (min) is required before the Command Interface is ready to accept a command. It is recommended to keep Write Enable high during the recovery time.

### 3.9 Write Protect ( $\overline{WP}$ )

The Write Protect pin is an input that gives a hardware protection against unwanted program or erase operations. When Write Protect is Low,  $V_{\rm IL}$ , the device does not accept any program or erase operations.

It is recommended to keep the Write Protect pin Low, V<sub>IL</sub>, during power-up and power-down.

### 3.10 Ready/Busy (RB)

The Ready/Busy output,  $R\overline{B}$ , is an open-drain output that can be used to identify if the P/E/R Controller is currently active. When Ready/Busy is Low,  $V_{OL}$ , a read, program or erase operation is in progress. When the operation completes Ready/Busy goes High,  $V_{OH}$ .

The use of an open-drain output allows the Ready/Busy pins from several memories to be connected to a single pull-up resistor. A Low will then indicate that one, or more, of the memories is busy.

Refer to the *Section 11.1: Ready/Busy Signal electrical characteristics* for details on how to calculate the value of the pull-up resistor.

### 3.11 V<sub>DD</sub> Supply Voltage

V<sub>DD</sub> provides the power supply to the internal core of the memory device. It is the main power supply for all operations (read, program and erase).

An internal voltage detector disables all functions whenever  $V_{DD}$  is below  $V_{LKO}$  (see *Table 22* and *Table 23*) or 1.5V (for 1.8V devices) to protect the device from any involuntary program/erase during power-transitions.

Each device in a system should have  $V_{DD}$  decoupled with a  $0.1\mu F$  capacitor. The PCB track widths should be sufficient to carry the required program and erase currents.

#### 3.12 V<sub>SS</sub> Ground

Ground,  $V_{\text{SS},}$  is the reference for the power supply. It must be connected to the system ground.

### 4 Bus operations

There are six standard bus operations that control the memory. Each of these is described in this section, see *Table 5: Bus Operations*, for a summary.

Typically, glitches of less than 5 ns on Chip Enable, Write Enable and Read Enable are ignored by the memory and do not affect bus operations.

#### 4.1 Command Input

Command Input bus operations are used to give commands to the memory. Commands are accepted when Chip Enable is Low, Command Latch Enable is High, Address Latch Enable is Low and Read Enable is High. They are latched on the rising edge of the Write Enable signal.

Only I/O0 to I/O7 are used to input commands.

See Figure 23 and Table 24 for details of the timings requirements.

#### 4.2 Address Input

Address Input bus operations are used to input the memory addresses. Four bus cycles are required to input the addresses for 1Gb devices whereas five bus cycles are required for the 2Gb device (refer to *Table 6* and *Table 7*, Address Insertion).

The addresses are accepted when Chip Enable is Low, Address Latch Enable is High, Command Latch Enable is Low and Read Enable is High. They are latched on the rising edge of the Write Enable signal. Only I/O0 to I/O7 are used to input addresses.

See *Figure 24* and *Table 24* for details of the timings requirements.

### 4.3 Data Input

Data Input bus operations are used to input the data to be programmed.

Data is accepted only when Chip Enable is Low, Address Latch Enable is Low, Command Latch Enable is Low and Read Enable is High. The data is latched on the rising edge of the Write Enable signal. The data is input sequentially using the Write Enable signal.

See Figure 25 and Table 24 and Table 25 for details of the timings requirements.

#### 4.4 Data Output

Data Output bus operations are used to read: the data in the memory array, the Status Register, the lock status, the Electronic Signature and the Unique Identifier.

Data is output when Chip Enable is Low, Write Enable is High, Address Latch Enable is Low, and Command Latch Enable is Low. The data is output sequentially using the Read Enable signal.

See Figure 26 and Table 25 for details of the timings requirements.

#### 4.5 Write Protect

Write Protect bus operations are used to protect the memory against program or erase operations. When the Write Protect signal is Low the device will not accept program or erase operations and so the contents of the memory array cannot be altered. The Write Protect signal is not latched by Write Enable to ensure protection even during power-up.

#### 4.6 Standby

When Chip Enable is High the memory enters Standby mode, the device is deselected, outputs are disabled and power consumption is reduced.

Table 5. Bus Operations

Bus Operation	Ē	AL	CL	R	W	WP	I/O0 - I/O7	I/O8 - I/O15 <sup>(1)</sup>
Command Input	V <sub>IL</sub>	$V_{IL}$	V <sub>IH</sub>	$V_{IH}$	Rising	X <sup>(2)</sup>	Command	Х
Address Input	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	$V_{IH}$	Rising	Χ	Address	Х
Data Input	V <sub>IL</sub>	$V_{IL}$	V <sub>IL</sub>	$V_{IH}$	Rising	$V_{IH}$	Data Input	Data Input
Data Output	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	Fallin g	V <sub>IH</sub>	Х	Data Output	Data Output
Write Protect	Х	Х	Χ	Х	Х	$V_{IL}$	Х	Х
Standby	V <sub>IH</sub>	X	Х	Х	Х	$V_{IL}/V_{D}$	X	Х

- 1. Only for x16 devices.
- 2.  $\overline{\text{WP}}$  must be  $V_{\text{IH}}$  when issuing a program or erase command.

Table 6. Address Insertion, x8 Devices

Bus Cycle <sup>(1)</sup>	I/O7	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	I/O0
1 <sup>st</sup>	A7	A6	<b>A</b> 5	A4	A3	A2	A1	A0
2 <sup>nd</sup>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	A11	A10	A9	A8
3 <sup>rd</sup>	A19	A18	A17	A16	A15	A14	A13	A12
4 <sup>th</sup>	A27	A26	A25	A24	A23	A22	A21	A20
5 <sup>th(2)</sup>	V <sub>IL</sub>	A28						

- 1. Any additional address input cycles will be ignored.
- 2. The fifth cycle is valid for 2Gb devices. A28 is for 2Gb devices only.

Table 7. Address Insertion, x16 Devices

Bus Cycle <sup>(1)</sup>	I/O8- I/O15	1/07	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	I/O0
1 <sup>st</sup>	Х	A7	A6	A5	A4	А3	A2	A1	A0
2 <sup>nd</sup>	X	V <sub>IL</sub>	A10	A9	A8				
3 <sup>rd</sup>	Х	A18	A17	A16	A15	A14	A13	A12	A11
4 <sup>th</sup>	Х	A26	A25	A24	A23	A22	A21	A20	A19
5 <sup>th(2)</sup>	Х	V <sub>IL</sub>	A27						

<sup>1.</sup> Any additional address input cycles will be ignored.

Table 8. Address Definitions, x8

Address	Definition			
A0 - A11	Column Address			
A12 - A17	Page Address			
A18 - A27	Block Address	1Gb device		
A18 - A28	Block Address	2Gb device		

Table 9. Address Definitions, x16

Address	Definition			
A0 - A10	Column Address			
A11 - A16	Page Address			
A17 - A26	Block Address	1Gb device		
A17 - A27	Block Address	2Gb device		

<sup>2.</sup> The fifth cycle is valid for 2Gb devices. A27 is for 2Gb devices only.

#### 5 Command Set

All bus write operations to the device are interpreted by the Command Interface. The Commands are input on I/O0-I/O7 and are latched on the rising edge of Write Enable when the Command Latch Enable signal is high. Device operations are selected by writing specific commands to the Command Register. The two-step command sequences for program and erase operations are imposed to maximize data security.

The Commands are summarized in *Table 10: Commands*.

Table 10. Commands

		Bus Write Operations <sup>(1)(2)</sup>				
Command	1 <sup>st</sup> CYCLE	2 <sup>nd</sup> CYCLE	3 <sup>rd</sup> CYCLE	4 <sup>th</sup> CYCLE	accepted during busy	
Read	00h <sup>(2)</sup>	30h	_	_		
Random Data Output	05h	E0h	_	_		
Cache Read	00h	31h	_	_		
Exit Cache Read	34h	-	_	_	Yes <sup>(3)</sup>	
Page Program (Sequential Input default)	80h	10h	_	_		
Random Data Input	85h	-	_	_		
Copy Back Program	00h	35h	85h	10h		
Cache Program	80h	15h	_	_		
Block Erase	60h	D0h	_	_		
Reset	FFh	-	_	_	Yes	
Read Electronic Signature	90h	-	_	_		
Read Status Register	70h	-	_	_	Yes	
Read Block Lock Status	7Ah	-	_	_		
Blocks Unlock	23h	24h	_	_		
Blocks Lock	2Ah	_	_	_		
Blocks Lock-Down	2Ch	_	_	_		

<sup>1.</sup> The bus cycles are only shown for issuing the codes. The cycles required to input the addresses or input/output data are not shown.

3. Only during Cache Read busy.

<sup>2.</sup> For consecutive Read operations the 00h command does not need to be repeated.

### 6 Device operations

The following section gives the details of the device operations.

#### 6.1 Read Memory Array

At Power-Up the device defaults to Read mode. To enter Read mode from another mode the Read command must be issued, see *Table 10: Commands*. Once a Read command is issued, subsequent consecutive Read commands only require the confirm command code (30h).

Once a Read command is issued two types of operations are available: Random Read and Page Read.

#### 6.1.1 Random Read

Each time the Read command is issued the first read is Random Read.

#### 6.1.2 Page Read

After the first Random Read access, the page data (2112 Bytes or 1056 Words) is transferred to the Page Buffer in a time of  $t_{WHBH}$  (refer to *Table 25* for value). Once the transfer is complete the Ready/Busy signal goes High. The data can then be read out sequentially (from selected column address to last column address) by pulsing the Read Enable signal.

The device can output random data in a page, instead of the consecutive sequential data, by issuing a **Random Data Output command**.

The Random Data Output command can be used to skip some data during a sequential data output.


The sequential operation can be resumed by changing the column address of the next data to be output, to the address which follows the Random Data Output command.

The Random Data Output command can be issued as many times as required within a page.

The Random Data Output command is not accepted during Cache Read operations.

47/

Figure 7. Read Operations



1. Highest address depends on device density.

tBLBH1 (Read Busy time)  $R\bar{B}$ R Address Inputs Address Inputs 30h E0h I/O 05h Data Output Data Output Cmd Cmd Cmd Cmd Code 5 Add cycles Row Add 1,2,3 Col Add 1,2 Code Code Code 2Add cycles Col Add 1,2 Spare Area Spare Area Main Area Main Area ai08658

Figure 8. Random Data Output During Sequential Data Output