

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










NAND08GW3D2A NAND16GW3D2A

8-Gbit, 16-Gbit, 4224-byte page, multilevel cell, 3 V supply, multiplane, NAND flash memory

Preliminary Data

Features

- High density multilevel cell (MLC) flash memory
 - 8, 16 Gbits of memory array
 - 256, 512 Mbits of spare area
 - Cost-effective solutions for mass storage applications
- NAND interface
 - x8 bus width
 - Multiplexed address/data
- Supply voltage: V_{DD} = 2.7 to 3.6 V
- Page size: (4096 + 128 spare) bytes
- Block size: (512K + 16K spare) bytes
- Multiplane architecture
 - Array split into two independent planes
 - All operations can be performed on both planes simultaneously
- Memory cell array:
 - (4 K + 128) bytes x 128 pages x 2048 blocks (8-Gbit devices)
 - (4 K + 128) bytes x 128 pages x 4096 blocks (16-Gbit devices)
- Page read/program
 - Random access: 60 μs (max)
 - Seguential access: 25 ns (min)
 - Page program operation time: 800 μs (typ)
- Multipage program time (2 pages): 800 µs (typ)
- Copy-back program
 - Fast page copy
- Fast block erase
 - Block erase time: 2.5 ms (typ)



- Multiblock erase time (2 blocks): 2.5 ms (typ)
- Status register
- Electronic signature
- Security features
 - OTP area
 - Serial number (unique ID) option
- Chip enable 'don't care'
- Data protection
 - Hardware program/erase locked during power transitions
- Development tools
 - Error correction code models
 - Bad block management and wear leveling algorithm
 - HW simulation models
- Data integrity
 - 10,000 program/erase cycles (with ECC)
 - 10 years data retention
- RoHS compliant packages available

Contents

1	Desc	ription
2	Memo	ory array organization11
	2.1	Bad blocks
3	Signa	lls descriptions
	3.1	Inputs/outputs (I/O0-I/O7)
	3.2	Address Latch Enable (AL)
	3.3	Command Latch Enable (CL)
	3.4	Chip Enable (\overline{E})
	3.5	Read Enable (\overline{R})
	3.6	Write Enable (\overline{W})
	3.7	Write Protect (WP)
	3.8	Ready/Busy (RB)
	3.9	V _{DD} supply voltage
	3.10	V _{SS} ground
4	Bus	perations
	4.1	Command input
	4.2	Address input
	4.3	Data input
	4.4	Data output
	4.5	Write protect
	4.6	Standby 16
5	Com	nand set
6	Devic	e operations
	6.1	Single plane operations
		6.1.1 Page read
		6.1.2 Page program
		6.1.3 Block erase
		6.1.4 Copy-back program

NAND08GW3D2A, NAND16GW3D2A

	6.2	wullipi	ane operations	25
		6.2.1	Multiplane page read	25
		6.2.2	Multiplane page program	28
		6.2.3	Multiplane erase	29
		6.2.4	Multiplane copy back program	30
	6.3	2-Kbyt	e page backward compatibility	36
		6.3.1	Page program with 2-Kbyte page compatibility	36
		6.3.2	Copy back program with 2-Kbyte page compatibility	36
	6.4	Reset		38
	6.5	Reads	status register	38
		6.5.1	Write protection bit (SR7)	39
		6.5.2	P/E/R controller bit (SR6)	39
		6.5.3	Error bit (SR0)	39
	6.6	Read 6	electronic signature	39
7	Data	protec	tion	41
8	Write	e protec	ct operation	42
		•	•	
		_	gorithms	43
		ware alo		
	Soft	ware alç Bad bl	gorithms	43
	Soft v 9.1	ware alo Bad bl NAND	gorithms ock management	43
	Softv 9.1 9.2	ware alç Bad bl NAND Garba	gorithms ock management flash memory failure modes	43 44 45
	Softv 9.1 9.2 9.3	ware alg Bad bl NAND Garbag Wear-l	gorithms	43 44 45
9	9.1 9.2 9.3 9.4	ware alg Bad bl NAND Garbag Wear-l	gorithms ock management flash memory failure modes ge collection leveling algorithm	43 44 45 46
	9.1 9.2 9.3 9.4	ware alg Bad bl NAND Garba Wear-l Hardw	gorithms ock management flash memory failure modes ge collection leveling algorithm are simulation models	43 45 46 47
	9.1 9.2 9.3 9.4 9.5	Ware alg Bad bl NAND Garbag Wear-l Hardw 9.5.1 9.5.2	gorithms ock management flash memory failure modes ge collection leveling algorithm rare simulation models Behavioral simulation models	43 45 46 47
9	9.1 9.2 9.3 9.4 9.5	Ware alg Bad bl NAND Garbag Wear-l Hardw 9.5.1 9.5.2	gorithms ock management flash memory failure modes ge collection leveling algorithm rare simulation models Behavioral simulation models IBIS simulations models	43 45 46 47 47
9	9.1 9.2 9.3 9.4 9.5	Ware alg Bad bl NAND Garba Wear-l Hardw 9.5.1 9.5.2	gorithms ock management flash memory failure modes ge collection leveling algorithm rare simulation models Behavioral simulation models IBIS simulations models d erase times and endurance cycles	43 45 47 47 48
9 10 11	9.1 9.2 9.3 9.4 9.5	Ware alg Bad bl NAND Garba Wear-l Hardw 9.5.1 9.5.2 Iram and	gorithms ock management flash memory failure modes ge collection leveling algorithm rare simulation models Behavioral simulation models IBIS simulations models d erase times and endurance cycles	43 45 47 47 48 49

14	Ordering information	6	32
15	Revision history		3

List of tables

l able 1.	Device summary	8
Table 2.	Signal names	9
Table 3.	Valid blocks	. 11
Table 4.	Bus operations	. 16
Table 5.	Address insertion	. 16
Table 6.	Address definitions	. 16
Table 7.	Command set	. 17
Table 8.	Paired page address information	. 21
Table 9.	Status register bits	. 38
Table 10.	Device identifier codes	. 39
Table 11.	Electronic signature	. 39
Table 12.	Electronic signature byte 3	. 40
Table 13.	Electronic signature byte 4	. 40
Table 14.	Electronic signature byte 5	. 41
Table 15.	Block failure	. 44
Table 16.	Program and erase times and program erase endurance cycles	. 48
Table 17.	Absolute maximum ratings	. 49
Table 18.	Operating and AC measurement conditions	. 50
Table 19.	Capacitance	. 50
Table 20.	DC characteristics	. 51
Table 21.	AC characteristics for command, address, data input	. 51
Table 22.	AC characteristics for operations	. 52
Table 23.	TSOP48 - 48 lead plastic thin small outline, 12 x 20 mm, package mechanical data	. 61
Table 24.	Ordering information scheme	. 62
Table 25	Document revision history	63

List of figures

Figure 1.	Logic block diagram	8
Figure 2.	Logic diagram	
Figure 3.	TSOP48 connections	10
Figure 4.	Memory array organization	
Figure 5.	Random data output	
Figure 6.	Page program operation	
Figure 7.	Random data input during sequential data input	23
Figure 8.	Block erase operation	
Figure 9.	Copy back program operation (without readout of data)	24
Figure 10.	Copy back program operation (with readout of data)	25
Figure 11.	Copy back program operation with random data input	25
Figure 12.	Multiplane page read operation with random data output	27
Figure 13.	Multiplane page program operation	
Figure 14.	Multiplane erase operation	30
Figure 15.	Multiplane copy back program operation	31
Figure 16.	Multiplane copy back program operation with random data input	32
Figure 17.	Multiplane copy back operation sequence	
Figure 18.	Multiplane copy back operation flow	
Figure 19.	New multiplane copy back operation sequence	34
Figure 20.	New multiplane copy back operation flow	35
Figure 21.	Page program with 2-Kbyte page compatibility	
Figure 22.	Copy back program with 2-Kbyte page compatibility	
Figure 23.	Copy back program with 2-Kbyte page compatibility and random data input	
Figure 24.	Data protection	
Figure 25.	Program enable waveform	
Figure 26.	Program disable waveform	42
Figure 27.	Erase enable waveform	
Figure 28.	Erase disable waveform	
Figure 29.	Bad block management flowchart	
Figure 30.	Garbage collection	
Figure 31.	Command latch AC waveforms	
Figure 32.	Address latch AC waveforms	
Figure 33.	Data input latch AC waveforms	
Figure 34.	Sequential data output after read AC waveforms	
Figure 35.	Read status register AC waveforms	
Figure 36.	Read electronic signature AC waveforms	
Figure 37.	Page read operation AC waveforms	
Figure 38.	Page program AC waveforms	
Figure 39.	Block erase AC waveforms	
Figure 40.	Reset AC waveforms	
Figure 41.	Ready/Busy AC waveform	
Figure 42.	Ready/Busy load circuit	
Figure 43.	Resistor value versus waveform timings for Ready/Busy signal	
Figure 44	TSOP48 - 48 lead plastic thin small outline 12 x 20 mm, package outline	61

1 Description

The NANDxxGW3D2A is a multilevel cell (MLC) device from the NAND flash 4224-byte page family of non-volatile flash memories. The NAND08GW3D2A and the NAND16GW3D2A have a density of 8 and 16 Gbits, respectively. The devices operate from a 3 V power supply.

The address lines are multiplexed with the data input/output signals on a multiplexed x8 input/output bus. This interface reduces the pin count and makes it possible to migrate to other densities without changing the footprint.

Each block can be programmed and erased up to 10,000 cycles (with error correction code (ECC) on). The devices also have hardware security features; a write protect pin is available to provide hardware protection against program and erase operations.

The devices feature an open-drain, ready/busy output that identifies if the program/erase/read (P/E/R) controller is currently active. The use of an open-drain output allows the ready/busy pins of several memories to be connected to a single pull-up resistor.

The memory array is split into 2 planes. This multiplane architecture makes it possible to program 2 pages at a time (one in each plane), to erase 2 blocks at a time (one in each plane), or to read 2 pages at a time (one in each plane) dividing by two the average program, erase, and read times.

The device has the Chip Enable 'don't care' feature, which allows the bus to be shared between more than one memory at the same time, as Chip Enable transition during the latency time do not stop the read operation. Program and erase operations can never be interrupted by Chip Enable transition.

The devices come with two security features:

- OTP (one time programmable) area, which is a restricted access area where sensitive data/code can be stored permanently. The access sequence and further details about this feature are subject to an NDA (non disclosure agreement)
- Serial number (unique identifier) option, which enables each device to be uniquely identified. It is subject to an NDA and is, therefore, not described in the datasheet.

For more details about these security features, contact your nearest Numonyx sales office.

The devices are available in TSOP48 (12×20 mm) package. and are shipped from the factory with block 0 always valid and the memory content bits, in valid blocks, erased to '1'.

Refer to the list of available part numbers and to *Table 24: Ordering information scheme* for information on how to order these options.

Table 1. Device summary

Part number	Density	Bus width	Page size	Block size	Memory array Operating voltage (V _{DD})		Random access time (max)	Sequential access time (min)	Page program (typ)	Block erase (typ)	Package
NAND0 8GW3D 2A	8 Gbits	x8	4096+ 128 bytes	512K + 16K bytes	128 pages x 2048 blocks	2.7 to 3.6 V	60 μs	25 ns	800 μs	2.5 ms	TSOP48
NAND1 6GW3D 2A	16 Gbits	x8	4096+ 128 bytes	512K + 16K bytes	128 pages x 4096 blocks	2.7 to 3.6 V	60 μs	25 ns	800 μs	2.5 ms	TSOP48

Figure 1. Logic block diagram




Figure 2. Logic diagram





Table 2. Signal names

Signal	Function	Direction
I/O0 - I/O7	Data input/outputs	Input/output
CL	Command Latch Enable	Input
AL	Address Latch Enable	Input
Ē	Chip Enable	Input
R	Read Enable	Input
W	Write Enable	Input
WP	Write Protect	Input
RB	Ready/Busy (open drain output)	Output
V _{DD}	Power supply	Power supply
V _{SS}	Ground	Ground
NC	No connection	-
DU	Do not use	-



2 Memory array organization

The memory array is comprised of NAND structures where 32 cells are connected in series.

It is organized into blocks where each block contains 128 pages. The array is split into two areas, the main area and the spare area. The main area of the array stores data, whereas the spare area typically stores software flags or bad block identification.

The pages are split into a 4096-byte main area and a spare area of 128 bytes. Refer to *Figure 4: Memory array organization*.

2.1 Bad blocks

The NAND08GW3D2A and NAND16GW3D2A devices may contain bad blocks, where the reliability of blocks that contain one or more invalid bits is not guaranteed. Additional bad blocks may develop during the lifetime of the device.

The bad block information is written prior to shipping (refer to *Section 9.1: Bad block management* for more details).


Table 3: Valid blocks shows the minimum number of valid blocks. The values shown include both the bad blocks that are present when the device is shipped and the bad blocks that could develop later on.

These blocks need to be managed using bad blocks management and block replacement (refer to *Section 9: Software algorithms*).

Table 3. Valid blocks

Density of device	Minimum	Maximum		
8 Gbits	1998	2048		
16 Gbits	3996	4096		

Figure 4. Memory array organization



3 Signals descriptions

See Figure 1: Logic block diagram, and Table 2: Signal names for a brief overview of the signals connected to this device.

3.1 Inputs/outputs (I/O0-I/O7)

Input/outputs 0 to 7 are used to input the selected address, output the data during a read operation, or input a command or data during a write operation. The inputs are latched on the rising edge of Write Enable. I/O0-I/O7 are left floating when the device is deselected or the outputs are disabled.

3.2 Address Latch Enable (AL)

The Address Latch Enable activates the latching of the address inputs in the command interface. When AL is High, the inputs are latched on the rising edge of Write Enable.

3.3 Command Latch Enable (CL)

The Command Latch Enable activates the latching of the command inputs in the command interface. When CL is High, the inputs are latched on the rising edge of Write Enable.

3.4 Chip Enable (\overline{E})

The Chip Enable input activates the memory control logic, input buffers, decoders and sense amplifiers. When Chip Enable is Low, V_{IL} , the device is selected. If Chip Enable goes High, V_{IH} , while the device is busy, the device remains selected and does not go into standby mode.

3.5 Read Enable (\overline{R})

The Read Enable pin, \overline{R} , controls the sequential data output during read operations. Data is valid t_{RLQV} after the falling edge of \overline{R} . The falling edge of \overline{R} also increments the internal column address counter by one.

3.6 Write Enable (\overline{W})

The Write Enable input, \overline{W} , controls writing to the command interface, input address, and data latches. Both addresses and data are latched on the rising edge of Write Enable.

During power-up and power-down a recovery time of $10~\mu s$ (min) is required before the command interface is ready to accept a command. It is recommended to keep Write Enable High during the recovery time.

Write Protect (WP) 3.7

The Write Protect pin is an input that gives a hardware protection against unwanted program or erase operations. When Write Protect is Low, V_{II}, the device does not accept any program or erase operations.

It is recommended to keep the Write Protect pin Low, V_{II}, during power-up and power-down.

Ready/Busy (RB) 3.8

The Ready/Busy output, $R\overline{B}$, is an open-drain output that can identify if the P/E/R controller is currently active.

When Ready/Busy is Low, Vol, a read, program or erase operation is in progress. When the operation completes, Ready/Busy goes High, VOH.

The use of an open-drain output allows the Ready/Busy pins from several memories to be connected to a single pull-up resistor. A Low indicates that one, or more, of the memories is busy.

During power-up and power-down a minimum recovery time of 10 µs is required before the command interface is ready to accept a command. During this period the Ready/Busy signal is Low, VOI.

Refer to Section 12.1: Ready/Busy signal electrical characteristics for details on how to calculate the value of the pull-up resistor.

V_{DD} supply voltage 3.9

V_{DD} provides the power supply to the internal core of the memory device. It is the main power supply for all operations (read, program and erase).

An internal voltage detector disables all functions whenever V_{DD} is below V_{LKO} (see Table 20: DC characteristics) to protect the device from any involuntary program/erase during power transitions.

Each device in a system should have V_{DD} decoupled with a 0.1 μ F capacitor. The PCB track widths should be sufficient to carry the required program and erase currents.

3.10 V_{SS} ground

Ground, V_{SS.} is the reference for the power supply. It must be connected to the system around.

4 Bus operations

There are six standard bus operations that control the memory. Each of these is described in this section. See the summary in *Table 4: Bus operations*.

Typically, glitches of less than 3 ns on Chip Enable, Write Enable and Read Enable are ignored by the memory and do not affect bus operations.

4.1 Command input

Command input bus operations give commands to the memory. Commands are accepted when Chip Enable is Low, Command Latch Enable is High, Address Latch Enable is Low and Read Enable is High. They are latched on the rising edge of the Write Enable signal.

Only I/O0 to I/O7 are used to input commands.

See Figure 31 and Table 21 for details of the timings requirements.

4.2 Address input

Address input bus operations input the memory addresses. Five bus cycles are required to input the addresses (refer to *Table 5: Address insertion*).

The addresses are accepted when Chip Enable is Low, Address Latch Enable is High, Command Latch Enable is Low and Read Enable is High. They are latched on the rising edge of the Write Enable signal. Only I/O0 to I/O7 are used to input addresses.

See Figure 32 and Table 21 for details of the timings requirements.

4.3 Data input

Data input bus operations input the data to be programmed. Data is only accepted when Chip Enable is Low, Address Latch Enable is Low, Command Latch Enable is Low and Read Enable is High. The data is latched on the rising edge of the Write Enable signal. The data is input sequentially using the Write Enable signal.

See Figure 33 and Table 21 for details of the timing requirements.

4.4 Data output

Data output bus operations read the data in the memory array, the status register, the electronic signature, and the unique identifier.

Data is output when Chip Enable is Low, Write Enable is High, Address Latch Enable is Low, and Command Latch Enable is Low.

The data is output sequentially using the Read Enable signal.

If the Read Enable pulse frequency is lower then 33 MHz (t_{RLRL} higher than 30 ns), the output data is latched on the rising edge of Read Enable signal (see *Figure 34: Sequential data output after read AC waveforms*).

For higher frequencies (t_{RLRL} lower than 30 ns), the extended data out (EDO) mode must be considered. In this mode, data output is valid on the input/output bus for a time of t_{RLQX} after the falling edge of Read Enable signal (see *Figure 34: Sequential data output after read AC waveforms*).

See Table 22: AC characteristics for operations, for details on the timings requirements.

4.5 Write protect

Write protect bus operations protect the memory against program or erase operations. When the Write Protect signal is Low the device does not accept program or erase operations, therefore, the contents of the memory array cannot be altered. The Write Protect signal is not latched by Write Enable to ensure protection, even during power-up.

4.6 Standby

The memory enters standby mode by holding Chip Enable, \overline{E} , High for at least 10 μ s. In standby mode, the device is deselected, outputs are disabled and power consumption is reduced.

Table 4. Bus operations

Bus operation	Ē	AL	CL	R	W	WP	I/O0 - I/O7
Command input	V_{IL}	V_{IL}	V_{IH}	V _{IH}	Rising	X ⁽¹⁾	Command
Address input	V_{IL}	V _{IH}	V _{IL}	V _{IH}	Rising	Х	Address
Data input	V_{IL}	V_{IL}	V _{IL}	V _{IH}	Rising	V _{IH}	Data input
Data output	V _{IL}	V_{IL}	V _{IL}	Falling	V _{IH}	Х	Data output
Write protect	Х	Х	Х	Х	Х	V _{IL}	Х
Standby	V _{IH}	Х	Х	Х	Х	V_{IL}/V_{DD}	Х

^{1.} $\overline{\text{WP}}$ must be V_{IH} when issuing a program or erase command.

Table 5. Address insertion⁽¹⁾

Bus cycle	I/O7	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	I/O0
1 st	A7	A6	A5	A4	A3	A2	A1	A0
2 nd	V_{IL}	V _{IL}	V_{IL}	A12	A11	A10	A9	A8
3 rd	A20	A19	A18	A17	A16	A15	A14	A13
4 th	A28	A27	A26	A25	A24	A23	A22	A21
5 th	V _{IL}	A31/V _{IL} ⁽²⁾	A30	A29				

^{1.} Any additional address input cycles are ignored.

Table 6. Address definitions

Address	Definition
A0 - A12	Column address
A13 - A19	Page address
A20 - A31 ⁽¹⁾	Block address

^{1.} A31is only used for 16-Gbit devices. The address is A20-A30 for 8-Gbit devices.

^{2.} A31 for 16-Gbit devices, V_{II} for 8-Gbit devices.

5 Command set

All bus write operations to the device are interpreted by the command interface. The commands are input on I/O0-I/O7 and are latched on the rising edge of Write Enable when the Command Latch Enable signal is High. Device operations are selected by writing specific commands to the command register. The two-step command sequences for program and erase operations are imposed to maximize data security.

The commands are summarized in Table 7: Command set.

Table 7. Command set

Function	1st cycle	2nd cycle	3rd cycle	4th cycle	Acceptable during command busy
Page Read	00h	30h			
Read for Copy Back	00h	35h			
Read ID	90h				
Reset	FFh				Yes
Page Program	80h	10h			
Multiplane Page Program	80h	11h	81h	10h	
Multiplane Read	60h	60h	30h		
Copy Back Program	85h	10h			
Multiplane Copy Back Program	85h	11h	81h	10h	
Multiplane Copy Back Read	60h	60h	35h		
Block Erase	60h	D0h			
Multiplane Block Erase	60h	60h	D0h		
Read Status Register	70h				Yes
Random Data Input	85h				
Random Data Output	05h	E0h			
Multiplane Random Data Output	00h	05h	E0h		
Page Program with 2-Kbyte Compatibility	80h	11h	80h	10h	
Copy Back Program with 2-Kbyte Compatibility	85h	11h	85h	10h	

Device operations 6

6.1 Single plane operations

This section gives the details of the single plane device operations.

6.1.1 Page read

At power-up the device defaults to read mode. To enter read mode from another mode the Read command must be issued, see Table 7: Command set. Once a Read command is issued, subsequent consecutive read commands only require the confirm command code (30h).

After a first page read operation, the device stays in read mode and a second page read can be started by inputting 5 address cycles and a read confirm command.

Once a read command is issued, two types of operations are available: random read and sequential page read. The random read mode is enabled when the page address is changed.

After the first random read access, the page data (4224 bytes) is transferred to the page buffer in a time of t_{BLBH1} (refer to *Table 22: AC characteristics for operations* for value). Once the transfer is complete, the Ready/Busy signal goes High. The data can then be read out sequentially (from the selected column address to last column address) by pulsing the Read Enable signal (see Figure 37: Page read operation AC waveforms).

The device can output random data in a page, instead of the consecutive sequential data, by issuing a Random Data Output command. The Random Data Output command can be used to skip some data during a sequential data output.

The sequential operation can be resumed by changing the column address of the next data to be output, to the address which follows the Random Data Output command. The Random Data Output command can be issued as many times as required within a page.




Figure 5. Random data output

6.1.2 Page program

The page program operation is the standard operation to program data to the memory array. Generally, data is programmed sequentially, however, the device does support random input within a page.

The memory array is programmed by page, however, partial page programming is allowed where any number of bytes (1 to 4224) can be programmed.

Only one consecutive partial page program operation is allowed on the same page (see *Table 16: Program and erase times and program erase endurance cycles*). After exceeding this a Block Erase command must be issued before any further program operations can take place in that page (see *Figure 6: Page program operation*).

When a program operation is abnormally aborted (such as during a power-down), the page data under program data as well as the paired page data may be damaged (see *Table 8: Paired page address information*).

Within a given block, the pages must be programmed sequentially and random page address programming is not allowed.

Figure 6. Page program operation




 Table 8.
 Paired page address information

Paired page address		Paired page address	
00h	04h	01h	05h
02h	08h	03h	09h
06h	0Ch	07h	0Dh
0Ah	10h	0Bh	11h
0Eh	14h	0Fh	15h
12h	18h	13h	19h
16h	1Ch	17h	1Dh
1Ah	20h	1Bh	21h
1Eh	24h	1Fh	25h
22h	28h	23h	29h
26h	2Ch	27h	2Dh
2Ah	30h	2Bh	31h
2Eh	34h	2Fh	35h
32h	38h	33h	39h
36h	3Ch	37h	3Dh
3Ah	40h	3Bh	41h
3Eh	44h	3Fh	45h
42h	48h	43h	49h
46h	4Ch	47h	4Dh
4Ah	50h	4Bh	51h
4Eh	54h	4Fh	55h
52h	58h	53h	59h
56h	5Ch	57h	5Dh
5Ah	60h	5Bh	61h
5Eh	64h	5Fh	65h
62h	68h	63h	69h
66h	6Ch	67h	6Dh
6Ah	70h	6Bh	71h
6Eh	74h	6Fh	75h
72h	78h	73h	79h
76h	7Ch	77h	7Dh
7Ah	7Eh	7Bh	7Fh

Once the program operation has started the status register can be read using the Read Status Register command. During program operations the status register only flags errors for bits set to '1' that have not been successfully programmed to '0'.

During the program operation, only the Read Status Register and Reset commands are accepted; all other commands are ignored. Once the program operation has completed, the P/E/R controller bit SR6 is set to '1' and the Ready/Busy signal goes High.

The device remains in read status register mode until another valid command is written to the command interface.

Sequential input

To input data sequentially the addresses must be sequential and remain in one block.

For sequential input, each page program operation comprises five steps:

- 1. One bus cycle is required to set up the Page Program (sequential input) command (see *Table 7: Command set*)
- 2. Five bus cycles are then required to input the program address (refer to *Table 5: Address insertion*)
- 3. The data is loaded into the data registers
- 4. One bus cycle is required to issue the Page Program Confirm command to start the P/E/R controller. The P/E/R controller only starts if the data has been loaded in step 3
- 5. The P/E/R controller then programs the data into the array.

Random data input

During a sequential input operation, the next sequential address to be programmed can be replaced by a random address issuing a Random Data Input command. The following two steps are required to issue the command:

- 1. One bus cycle is required to setup the Random Data Input command (see *Table 7*).
- 2. Two bus cycles are then required to input the new column address (refer to *Table 5*).

Random data input operations can be repeated as often as required in any given page.




Figure 7. Random data input during sequential data input

6.1.3 Block erase

Erase operations are done one block at a time. An erase operation sets all of the bits in the addressed block to '1'. All previous data in the block is lost.

An erase operation consists of three steps (refer to Figure 8: Block erase operation):


- One bus cycle is required to setup the Block Erase command. Only addresses A20 to A30 (for 8-Gbit devices) or A20 to A31 (for 16-Gbit devices) are valid while the addresses A13 to A19 are ignored
- 2. Three bus cycles are then required to load the address of the block to be erased. Refer to *Table 6: Address definitions* for the block addresses of each device
- 3. One bus cycle is required to issue the Block Erase Confirm command to start the P/E/R controller.

The erase operation is initiated on the rising edge of Write Enable, \overline{W} , after the Confirm command is issued. The P/E/R controller handles block erase and implements the verify process.

During the block erase operation, only the Read Status Register and Reset commands are accepted; all other commands are ignored.

Once the program operation has completed, the P/E/R controller bit SR6 is set to '1' and the Ready/Busy signal goes High. If the operation completes successfully, the write status bit I/O0 is '0', otherwise it is set to '1' (refer to Section 6.5: Read status register).

Figure 8. Block erase operation



6.1.4 Copy-back program


The copy-back program with read for copy-back operation is configured to quickly and efficiently rewrite data stored in one page without data reloading when the bit error is not in data stored.

Since the time-consuming re-loading cycles are removed, the system performance is improved. The benefit is especially obvious when a portion of a block is updated and the rest of the block also needs to be copied to the newly-assigned free block. The copy-back operation is a sequential execution of read for copy-back and copy back program with the destination page address. A read operation with a 35h command in the address of the source page moves the entire 4224 bytes into the internal data buffer. When the device returns to the ready state ($R\overline{B}$ High), optional readout of data is allowed by pulsing \overline{R} to check ECC (see *Figure 10: Copy back program operation (with readout of data)*). The next bus write cycle of the command is given to input the target page address.

The actual programming operation begins after the Program Confirm command (10h) is issued. Once the program process starts, the Read Status Register command (70h) may be entered to read the status register. The system controller can detect the completion of a program cycle by monitoring the $R\overline{B}$ output, or the status bit (I/O6) of the status register. When the copy back program is complete, the write status bit (I/O0) can be checked. The command register remains in read status command mode until another valid command is written to the command register. During the copy back program, data modification is possible using Random Data Input command (85h) as shown in *Figure 11: Copy back program operation with random data input*.

The copy back program operation is only allowed within the same memory plane.

Figure 9. Copy back program operation (without readout of data)



Numonyx





Figure 10. Copy back program operation (with readout of data)

Figure 11. Copy back program operation with random data input



6.2 Multiplane operations

6.2.1 Multiplane page read

The multiplane page read operation is an extension of a page read operation for a single plane. Since the device is equipped with two memory planes, a read of two pages (one for each plane) is enabled by activating two sets of 4224-byte page registers (one for each plane). The multiplane page read operation is initiated by repeating twice the command 60h, followed by 3-address cycles, and then by one 30h Read Confirm command (only 3-address cycles are needed because the multiplane page read operation addresses the whole page starting form the first byte). In this case only the same page of the same block can be selected from each plane.

After the Read Confirm command (30h) the 8448 bytes of data within the selected two pages are transferred into the data registers in a time of t_{BLBH1} . The system controller can detect the completion of data transfer (t_{BLBH1}) by monitoring the output of the $R\overline{B}$ pin.

Once the data is loaded into the data registers, the data of first plane must be read by issuing the command 00h with 5 address cycles (all 00h), the command 05h with a 2-column address, the command E0h, and then by toggling Read Enable, \overline{R} . If the 2-column address is 00h, then the read output starts from the beginning of the page, otherwise the data output starts from selected column for random data output (see *Figure 12: Multiplane page read operation with random data output*).