

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










NAND128-A NAND256-A

128-Mbit or 256-Mbit, 528-byte/264-word page, 3 V, SLC NAND flash memories

Features

- · High density NAND flash memories
 - Up to 256-Mbit memory array
 - Up to 32-Mbit spare area
 - Cost effective solutions for mass storage applications
- NAND interface
 - x8 or x16 bus width
 - Multiplexed address/ data
 - Pinout compatibility for all densities
- Supply voltage
 - $V_{\rm DD} = 2.7 \text{ to } 3.6 \text{ V}$
- · Page size
 - x8 device: (512 + 16 spare) bytes
 - x16 device: (256 + 8 spare) words
- Block size
 - x8 device: (16 K + 512 spare) bytes
 - x16 device: (8 K + 256 spare) words
- Page read/program
 - Random access: 12 μs (3V)/15 us (1.8V)
 (max)
 - Sequential access: 50 ns (min)
 - Page program time: 200 μs (typ)
- Copy back program mode
 - Fast page copy without external buffering
- · Fast block erase
 - Block erase time: 2 ms (typical)
- · Status register
- Electronic signature
- Chip enable 'don't care'
 - Simple interface with microcontroller
- · Security features
 - OTP area
 - Serial number (unique ID)



- Hardware data protection
 - Program/erase locked during power transitions
- · Data integrity
 - 100,000 program/erase cycles
 - 10 years data retention
- RoHS compliance
 - Lead-free components are compliant with the RoHS directive
- Development tools
 - Error correction code software and hardware models
 - Bad blocks management and wear leveling algorithms
 - File system OS native reference software
 - Hardware simulation models

Contents

1	Desc	ription6								
2	Men	Memory array organization1								
	2.1	Bad Blocks								
3	Sign	al descriptions16								
	3.1	Inputs/outputs (I/O0-I/O7)								
	3.2	Inputs/outputs (I/O8-I/O15)								
	3.3	Address Latch Enable (AL)16								
	3.4	Command Latch Enable (CL)								
	3.5	Chip Enable (E)								
	3.6	Read Enable (R)								
	3.7	Write Enable (W)								
	3.8	Write Protect (WP)								
	3.9	Ready/Busy (RB)								
	3.10	V _{DD} supply voltage								
	3.11	V _{SS} ground								
4	Bus	operations18								
	4.1	Command input								
	4.2	Address input								
	4.3	Data input								
	4.4	Data output								
	4.5	Write protect								
	4.6	Standby								
5	Com	mand set21								
6	Devi	ce operations22								
	6.1	Pointer operations								
	6.2	Read memory array								
	6.3	Page program								

	6.4	Copy back program	27						
	6.5	5 Block erase							
	6.6	Reset	28						
	6.7	Read status register	28						
		6.7.1 Write Protection Bit (SR7)							
		6.7.2 P/E/R controller bit (SR6)	29						
		6.7.3 Error bit (SR0)	29						
	6.8	Read electronic signature	29						
7	Softv	ware algorithms	31						
	7.1	Bad block management	31						
	7.2	Block replacement	31						
	7.3	Garbage collection	33						
	7.4	Wear-leveling algorithm	33						
	7.5	Error correction code							
	7.6	Hardware simulation models	34						
		7.6.1 Behavioral simulation models	34						
		7.6.2 IBIS simulations models	34						
8	Prog	gram and erase times and endurance cycles	35						
9	Maxi	imum ratings	36						
10	DC a	and AC parameters	37						
	10.1	Ready/busy signal electrical characteristics	47						
	10.2	Data protection	50						
11	Pack	kage mechanical	51						
12	Part	numbering	55						
Append	ix A I	Hardware interface examples	56						
13	Revi	ision history	58						

List of tables

Table 1.	NAND128-A and NAND256-A device summary	6
Table 2.	Product description	7
Table 3.	Signal names	
Table 4.	Valid blocks	14
Table 5.	Bus operations	19
Table 6.	Address insertion, x8 devices	19
Table 7.	Address insertion, x16 device	20
Table 8.	Address definitions	20
Table 9.	Commands	21
Table 10.	Copy back program addresses	27
Table 11.	Status register bits	
Table 12.	Electronic signature	30
Table 13.	Block failure	
Table 14.	Program, erase times and program erase endurance cycles	35
Table 15.	Absolute maximum ratings	36
Table 16.	Operating and AC measurement conditions	37
Table 17.	Capacitance	37
Table 18.	DC characteristics, 1.8 V devices	38
Table 19.	DC characteristics, 3 V devices	39
Table 20.	AC characteristics for command, address, data input	40
Table 21.	AC characteristics for operations	41
Table 22.	TSOP48 - 48 lead plastic thin small outline, 12 x 20mm, package mechanical data	52
Table 23.	VFBGA 8 x 10 x 1.05 mm- 6 x 8 + 7 ball array, 0.8 pitch, package mechanical data	54
Table 24.	Ordering information scheme	55
Table 25.	Document revision history	58

List of figures

Figure 1.	Logic diagram	88
Figure 2.	Logic block diagram	9
Figure 3.	TSOP48 connections, x8 devices	10
Figure 4.	TSOP48 connections, x16 devices	11
Figure 5.	VFBGA55 connections, x8 devices (top view through package)	12
Figure 6.	VFBGA55 connections, x16 devices (top view through package)	13
Figure 7.	Memory array organization	15
Figure 8.	Pointer operations	22
Figure 9.	Pointer operations for programming	23
Figure 10.	Read (A, B, C) operations	24
Figure 11.	Read block diagrams	24
Figure 12.	Sequential row read operations	25
Figure 13.	Sequential row read block diagrams	25
Figure 14.	Page program operation	26
Figure 15.	Copy back operation	27
Figure 16.	Block erase operation	28
Figure 17.	Bad block management flowchart	32
Figure 18.	Garbage collection	33
Figure 19.	Error detection	34
Figure 20.	Equivalent testing circuit for AC characteristics measurement	
Figure 21.	Command latch AC waveforms	42
Figure 22.	Address latch AC waveforms	42
Figure 23.	Data input latch AC waveforms	
Figure 24.	Sequential data output after read AC waveforms	43
Figure 25.	Read status register AC waveform	
Figure 26.	Read electronic signature AC waveform	44
Figure 27.	Page read A/read B operation AC waveform	45
Figure 28.	Read C operation, one page AC waveform	45
Figure 29.	Page program AC waveform	
Figure 30.	Block erase AC waveform	46
Figure 31.	Reset AC waveform	47
Figure 32.	Ready/Busy AC waveform	48
Figure 33.	Ready/busy load circuit	
Figure 34.	Resistor value versus waveform timings for Ready/Busy signal	49
Figure 35.	Data protection	
Figure 36.	TSOP48 - 48 lead plastic thin small outline, 12 x 20 mm, package outline	
Figure 37.	VFBGA55 8 x 10 mm - 6 x 8 active ball array, 0.80 mm pitch, package outline	53
Figure 38.	Connection to microcontroller, without glue logic	
Figure 39.	Connection to microcontroller, with glue logic	57
Figure 40	Building storage modules	

1 Description

The NAND flash 528 byte/ 264 word page is a family of non-volatile flash memories that uses the single level cell (SLC) NAND cell technology, referred to as the SLC small page family. The devices are either 128 Mbits or 256 Mbits and operate with a 3 V voltage supply. The size of a page is either 528 bytes (512 + 16 spare) or 264 words (256 + 8 spare) depending on whether the device has a x8 or x16 bus width.

The address lines are multiplexed with the data input/output signals on a multiplexed x8 or x16 input/output bus. This interface reduces the pin count and makes it possible to migrate to other densities without changing the footprint.

Each block can be programmed and erased up to 100,000 cycles. To extend the lifetime of NAND flash devices it is strongly recommended to implement an error correction code (ECC). A Write Protect pin is available to provide hardware protection against program and erase operations.

The devices feature an open-drain ready/busy output that identifies if the program/erase/read (P/E/R) controller is currently active. The use of an open-drain output allows the Ready/Busy pins from several memories to be connected to a single pull-up resistor.

A Copy Back command is available to optimize the management of defective blocks. When a page program operation fails, the data can be programmed in another page without having to resend the data to be programmed.

Table 1 lists the individual part numbers of the device.

Table 1. NAND128-A and NAND256-A device summary

Reference	Part Number
NAND128-A	NAND128W3A
NAND256-A ⁽¹⁾	NAND256W3A
IVAIND230°A	NAND256W4A

^{1.} x16 organization only available for MCP.

The NAND128-A devices are only available in the TSOP48 ($12 \times 20 \text{ mm}$), while the NAND256-A devices are available in both the TSOP48 and the VFBGA55 ($8 \times 10 \times 1.05 \text{ mm}$) packages.

The devices are available in two different versions:

- No option (Chip Enable 'care', sequential row read enabled): the sequential row read
 feature allows to download up to all the pages in a block with one read command and
 addressing only the first page to read
- With Chip Enable 'don't care' feature. This enables the sharing of the bus between more active memories that are simultaneously active as Chip Enable transitions during latency do not stop read operations. Program and erase operations are not interrupted by Chip Enable transitions.

The devices come with the following security features:

- OTP (one time programmable) area, which is a restricted access area where sensitive data/code can be stored permanently. The access sequence and further details about this feature are subject to an NDA (non disclosure agreement)
- Serial number (unique identifier), which enables each device to be uniquely identified. It is subject to an NDA and is, therefore, not described in the datasheet.

For more details about these security features, contact your nearest Micron sales office.

For information on how to order these devices, refer to *Table 24: Ordering information scheme*. Devices are shipped from the factory with Block 0 always valid and the memory content bits in valid blocks erased to '1'.

See *Table 2* for all the devices available in the family.

Table 2. Product description

							ge		Tim	ings		
Reference	Part Number	Density	Bus Width	Page Size	Block Size	Memory Array	Operating Voltage	Rand Access Max	Seq Access Min	Page Program Typical	Block Erase Typical	Package
NAND128-A	NAND128W3A	128 Mbit	x8	512+16 Bytes	16K+51 2 Bytes	32 pages x 1024 Blocks						TSOP48
NANDOES A(1)	NAND256W3A	256	x8	512+16 Bytes	16K+51 2 Bytes	32 pages	2.7 to 3.6V	12µs	50ns	200µs	2ms	TSOP48
NAND256-A ⁽¹⁾	NAND256W4A	Mbit	x16	256+8 Words	8K+256 Words	x 2048 Blocks						VFBGA55

^{1.} x16 organization only available for MCP.

Figure 1. Logic diagram




Table 3. Signal names

Symbol	Function
I/O8-15	Data input/outputs for x16 devices
1/00-7	Data input/outputs, address inputs, or command inputs for x8 and x16 devices
AL	Address Latch Enable
CL	Command Latch Enable
E	Chip Enable
R	Read Enable
R₩	Ready/Busy (open-drain output)
W	Write Enable
WP	Write Protect
V _{DD}	Supply voltage
V _{SS}	Ground
NC	Not connected internally
DU	Do not use

Address Register/Counter X Decoder AL NAND Flash CL Memory Array P/E/R Controller, High Voltage Generator $\overline{\mathsf{W}}$ Command Interface Ē Logic $\overline{\mathsf{WP}}$ R Page Buffer Y Decoder Command Register I/O Buffers & Latches $\mathsf{R}\overline{\mathsf{B}}$ I/O0-I/O7, x8/x16 I/O8-I/O15, x16 AI07561c

Figure 2. Logic block diagram




Figure 3. TSOP48 connections, x8 devices

1. This pin is DU in the USOP48 package




Figure 4. TSOP48 connections, x16 devices

1. This pin is DU in the USOP48 package.




Figure 5. VFBGA55 connections, x8 devices (top view through package)

2 7 1 3 8 5 6 Α В С D Ε F G Н 1/010 1/012 1/014 1/00 1/015 1/06 V_{DD}; J V_{SS} I/O13 Κ L Μ AI09365b

Figure 6. VFBGA55 connections, x16 devices (top view through package)

Numonyx 13/60

2 Memory array organization

The memory array comprises NAND structures where 16 cells are connected in series.

The memory array is organized in blocks where each block contains 32 pages. The array is split into two areas, the main area and the spare area. The main area of the array stores data, whereas the spare area is typically used to store error correction codes, software flags or bad block identification.

In x8 devices the pages are split into a main area with two half pages of 256 bytes each and a spare area of 16 bytes. In the x16 devices the pages are split into a 256-word main area and an 8-word spare area. Refer to *Figure 7: Memory array organization*.

2.1 Bad Blocks

The NAND flash 528 byte/ 264 word page devices may contain bad blocks, that is blocks that contain one or more invalid bits whose reliability is not guaranteed. Additional bad blocks may develop during the lifetime of the device.

The bad block information is written prior to shipping (refer to *Section 2.1: Bad Blocks* for more details).

Table 4 shows the minimum number of valid blocks in each device. The values shown include both the bad blocks that are present when the device is shipped and the bad blocks that could develop later on.

These blocks need to be managed using bad blocks management, block replacement or error correction codes (refer to *Section 7: Software algorithms*).

Table 4. Valid blocks

Density of device	Minimum	Maximum		
256 Mbits	2008	2048		
128 Mbits	1004	1024		




Figure 7. Memory array organization

3 Signal descriptions

See *Figure 1: Logic diagram* and *Table 3: Signal names* for a brief overview of the signals connected to this device.

3.1 Inputs/outputs (I/O0-I/O7)

Input/Outputs 0 to 7 input the selected address, output the data during a read operation or input a command or data during a write operation. The inputs are latched on the rising edge of Write Enable. I/O0-I/O7 are left floating when the device is deselected or the outputs are disabled.

3.2 Inputs/outputs (I/O8-I/O15)

Input/outputs 8 to 15 are only available in x16 devices. They output the data during a read operation or input data during a write operation. Command and address inputs only require I/O0 to I/O7.

The inputs are latched on the rising edge of Write Enable. I/O8-I/O15 are left floating when the device is deselected or the outputs are disabled.

3.3 Address Latch Enable (AL)

Address Latch Enable activates the latching of the address inputs in the command interface. When AL is high, the inputs are latched on the rising edge of Write Enable.

3.4 Command Latch Enable (CL)

The Command Latch Enable activates the latching of the command inputs in the command interface. When CL is high, the inputs are latched on the rising edge of Write Enable.

3.5 Chip Enable (\overline{E})

The Chip Enable input activates the memory control logic, input buffers, decoders and read circuitry. When Chip Enable is low, $V_{\rm IL}$, the device is selected. If Chip Enable goes High ($V_{\rm IH}$) while the device is busy, the device remains selected and does not go into standby mode.

3.6 Read Enable (R)

Read Enable, \overline{R} , controls the sequential data output during read operations. Data is valid t_{RLQV} after the falling edge of \overline{R} . The falling edge of \overline{R} also increments the internal column address counter by one.

3.7 Write Enable (\overline{W})

The Write Enable input, \overline{W} , controls writing to the Command Interface, Input Address and Data latches. Both addresses and data are latched on the rising edge of Write Enable.

During power-up and power-down a recovery time of 10µs (min) is required before the Command Interface is ready to accept a command. It is recommended to keep Write Enable high during the recovery time.

3.8 Write Protect (WP)

The Write Protect pin is an input that provides hardware protection against unwanted program or erase operations. When Write Protect is Low, $V_{\rm IL}$, the device does not accept any program or erase operations.

It is recommended to keep the Write Protect pin Low, $V_{\rm IL}$, during power-up and power-down.

3.9 Ready/Busy (RB)

The Ready/Busy output, $R\overline{B}$, is an open-drain output that can be used to identify if the P/E/R controller is currently active.

When Ready/Busy is Low, V_{OL} , a read, program or erase operation is in progress. When the operation completes Ready/Busy goes High, V_{OH} .

The use of an open-drain output allows the Ready/Busy pins from several memories to be connected to a single pull-up resistor. A Low then indicates that one or more of the memories is busy.

Refer to the *Section 10.1: Ready/busy signal electrical characteristics* for details on how to calculate the value of the pull-up resistor.

3.10 V_{DD} supply voltage

 V_{DD} provides the power supply to the internal core of the memory device. It is the main power supply for all operations (read, program and erase).

An internal voltage detector disables all functions whenever V_{DD} is below the V_{LKO} threshold (see paragraph *Figure 35: Data protection*) to protect the device from any involuntary program/erase operations durings power-transitions.

Each device in a system should have V_{DD} decoupled with a 0.1 μ F capacitor. The PCB track widths should be sufficient to carry the required program and erase currents

V_{SS} ground

Ground, $V_{\text{SS},}$ is the reference for the power supply. It must be connected to the system ground.

4 Bus operations

There are six standard bus operations that control the memory. Each of these is described in this section, see *Table 5: Bus operations* for a summary.

4.1 Command input

Command input bus operations give commands to the memory. Commands are accepted when Chip Enable is Low, Command Latch Enable is High, Address Latch Enable is Low, and Read Enable is High. They are latched on the rising edge of the Write Enable signal.

Only I/O0 to I/O7 input commands.

See Figure 21: Command latch AC waveforms and Table 14: Program, erase times and program erase endurance cycles for details of the timings requirements.

4.2 Address input

Address input bus operations input the memory address. Three bus cycles are required to input the addresses (refer to Tables *Table 6: Address insertion, x8 devices* and *Table 7: Address insertion, x16 device*).

The addresses are accepted when Chip Enable is Low, Address Latch Enable is High, Command Latch Enable is Low, and Read Enable is High. They are latched on the rising edge of the Write Enable signal. Only I/O0 to I/O7 input addresses.

See Figure 22: Address latch AC waveforms and Table 14: Program, erase times and program erase endurance cycles for details of the timings requirements.

4.3 Data input

Data input bus operations input the data to be programmed.

Data is accepted only when Chip Enable is Low, Address Latch Enable is Low, Command Latch Enable is Low, and Read Enable is High. The data is latched on the rising edge of the Write Enable signal and is input sequentially using the Write Enable signal.

See Figure 23: Data input latch AC waveforms and Table 14: Program, erase times and program erase endurance cycles and Table 21: AC characteristics for operations for details of the timings requirements.

4.4 Data output

Data output bus operations read the data in the memory array, the status register, the electronic signature, and the serial number.

Data is output when Chip Enable is Low, Write Enable is High, Address Latch Enable is Low, and Command Latch Enable is Low.

The data is output sequentially using the Read Enable signal.

See Figure 24: Sequential data output after read AC waveforms and Table 21: AC characteristics for operations for details of the timings requirements.

4.5 Write protect

Write protect bus operations protect the memory against program or erase operations. When the Write Protect signal is Low the device does not accept program or erase operations, therefore, the contents of the memory array cannot be altered. The Write Protect signal is not latched by Write Enable to ensure protection, even during power-up.

4.6 Standby

When Chip Enable is High the memory enters standby mode: the device is deselected, outputs are disabled and power consumption is reduced.

Table 5. Bus operations

Bus operation	E	AL	CL	R	w	WP	1/00 - 1/07	I/O8 - I/O15 ⁽¹⁾
Command input	V_{IL}	V _{IL}	V _{IH}	V _{IH}	Rising	X ⁽²⁾	Command	Х
Address input	V _{IL}	V _{IH}	V _{IL}	V _{IH}	Rising	Х	Address	Х
Data input	V_{IL}	V _{IL}	V _{IL}	V _{IH}	Rising	Х	Data input	Data input
Data output	V _{IL}	V _{IL}	V _{IL}	Fallin g	V _{IH}	Х	Data output	Data output
Write protect	Х	Х	Х	Х	Х	V _{IL}	Х	Х
Standby	V _{IH}	Х	Х	Х	Х	Х	Х	Х

^{1.} Only for x16 devices.

Table 6. Address insertion, x8 devices^{(1) (2)}

Bus Cycle	I/O7	I/O6	1/05	I/O4	I/O3	I/O2	I/O1	I/O0
1 st	A7	A6	A5	A4	А3	A2	A1	A0
2 nd	A16	A15	A14	A13	A12	A11	A10	A9
3 rd	A24	A23	A22	A21	A20	A19	A18	A17

^{1.} A8 is set Low or High by the 00h or 01h command (see Section 6.1: Pointer operations)

^{2.} WP must be V_{IH} when issuing a program or erase command.

^{2.} Any additional address input cycles are ignored.

Table 7. Address insertion, x16 device^{(1) (2) (3)}

Bus Cycle	I/O8- I/O15	1/07	1/06	1/05	1/04	1/03	1/02	I/O1	1/00
1 st	Х	A7	A6	A5	A4	A3	A2	A1	A0
2 nd	Х	A16	A15	A14	A13	A12	A11	A10	A9
3 rd	Х	A24	A23	A22	A21	A20	A19	A18	A17

- 1. A8 is 'don't care' in x16 devices.
- 2. Any additional address input cycles are ignored.
- 3. The 01h command is not used in x16 devices

Table 8. Address definitions

Address	Definition
A0 - A7	Column address
A9 - A26	Page address
A9 - A13	Address in block
A14 - A26	Block address
A8	A8 is set Low or High by the 00h or 01h command, and is 'don't care' in x16 devices

5 Command set

All bus write operations to the device are interpreted by the command interface. The commands are input on I/O0-I/O7 and are latched on the rising edge of Write Enable when the Command Latch Enable signal is high. Device operations are selected by writing specific commands to the command register. The two-step command sequences for program and erase operations are imposed to maximize data security.

The commands are summarized in Table 9.

Table 9. Commands

Command	Bus write operations ^{(1) (2)}			Command
	1 st cycle	2 nd cycle	3 rd cycle	accepted during busy
Read A	00h	-	-	
Read B	01h ⁽²⁾	-	-	
Read C	50h	-	-	
Read Electronic Signature	90h	-	-	
Read Status Register	70h	-	-	Yes
Page Program	80h	10h	-	
Copy Back Program	00h	8Ah	10h	
Block Erase	60h	D0h	-	
Reset	FFh	-	-	Yes

^{1.} The bus cycles are only shown for issuing the codes. The cycles required to input the addresses or input/output data are not shown.

^{2.} Any undefined command sequence is ignored by the device.

6 Device operations

6.1 Pointer operations

As the NAND flash memories contain two different areas for x16 devices and three different areas for x8 devices (see *Figure 8*) the read command codes (00h, 01h, 50h) act as pointers to the different areas of the memory array (they select the most significant column address).


The Read A and Read B commands act as pointers to the main memory area. Their use depends on the bus width of the device.

- In x16 devices the Read A command (00h) sets the pointer to Area A (the whole of the main area), that is words 0 to 255.
- In x8 devices the Read A command (00h) sets the pointer to Area A (the first half of the main area), that is bytes 0 to 255, and the Read B command (01h) sets the pointer to Area B (the second half of the main area), that is bytes 256 to 511.

In both the x8 and x16 devices the Read C command (50h) acts as a pointer to Area C (the spare memory area), that is bytes 512 to 527 or words 256 to 263.

Once the Read A and Read C commands have been issued the pointer remains in the respective areas until another pointer code is issued. However, the Read B command is effective for only one operation, once an operation has been executed in Area B the pointer returns automatically to Area A.

The pointer operations can also be used before a program operation, that is the appropriate code (00h, 01h or 50h) can be issued before the program command 80h is issued (see *Figure 9: Pointer operations for programming*).



ARFA A 00h Data Input 10h 80h (00h Areas A, B, C can be programmed depending on how much data is input. Subsequent 00h commands can be omitted 10h ata Input Data Inpu Areas B, C can be programmed depending on how much data is input. The 01h command must be re-issued before each program. AREA C Data Input 10h Only Areas C can be programmed. Subsequent 50h commands can be omitted ai07591

Figure 9. Pointer operations for programming

6.2 Read memory array

Each operation to read the memory area starts with a pointer operation as shown in the *Section 6.1: Pointer operations*. Once the area (main or spare) has been selected using the Read A, Read B or Read C commands three bus cycles are required to input the address of the data to be read.

The device defaults to Read A mode after power-up or a reset operation.

When reading the following spare area addresses:

- A0 to A3 (x8 devices)
- A0 to A2 (x16 devices)

set the start address of the spare area, while the following addresses are ignored:

- A4 to A7 (x8 devices)
- A3 to A7 (x16 devices)

Once the Read A or Read C commands have been issued they do not need to be reissued for subsequent read operations as the pointer remains in the respective area. However, the Read B command is effective for only one operation; once an operation has been executed in Area B the pointer returns automatically to Area A. Another Read B command is required to start another read operation in Area B.

Once a read command is issued two types of operations are available: random read and page read.

- Random read
 - Each time the command is issued the first read is random read.
- · Page read

After the random read access the page data is transferred to the page buffer in a time of t_{WHBH} (refer to *Table 21: AC characteristics for operations* for the value). Once the transfer is complete the Ready/Busy signal goes High. The data can then be read out sequentially (from the selected column address to the last column address) by pulsing the Read Enable signal.

Sequential row read
 After the data in last column of the page is output, if the Read Enable signal is pulsed

and Chip Enable remains Low, then the next page is automatically loaded into the page buffer and the read operation continues. A sequential row read operation can only be used to read within a block. If the block changes a new read command must be issued. Refer to *Figure 12: Sequential row read operations* and *Figure 13: Sequential row read block diagrams* for details about sequential row read operations. To terminate a sequential row read operation, set to High the Chip Enable signal for more than t_{EHEL}. Sequential row read is not available when the Chip Enable don't care option is enabled.







Figure 11. Read block diagrams



1. The highest address depends on the device density.

Figure 12. Sequential row read operations




Figure 13. Sequential row read block diagrams

