



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China




Specification Status: Released

Maximum Electrical Rating

Voltage: 6.0V_{DC}
Short Circuit Current: 50A

Notes:

1. Termination Finish: NiAu
2. Drawing not to scale
3. For battery application only



Marking:

T

TABLE I. DIMENSIONS:

	A		B		C		D	
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
mm:	3.00	3.43	0.50	1.00	1.37	1.85	0.25	0.75
in:	(0.118)	(0.135)	(0.019)	(0.039)	(0.054)	(0.073)	(0.010)	(0.030)

TABLE II. PERFORMANCE RATINGS:

CURRENT RATINGS**						TIME TO TRIP**	RESISTANCE VALUES		TRIPPED-STATE POWER DISSIPATION**
AMPERES AT 0°C		AMPERES AT 20°C		AMPERES AT 60°C		SECONDS AT 20°C, 9.5A MAX	OHMS AT 20°C		WATTS AT 20°C, 6.0V MAX
HOLD	TRIP	HOLD	TRIP	HOLD	TRIP		MIN	MAX*	
2.8	8.0	2.0	6.0	1.4	4.0	3.0	.006	.024	1.0

*Maximum resistance is measured 1 hour after reflow.

**Values specified were determined using PCB's with 0.025" x 2.0 ounce copper traces.

Agency Recognition: UL, CSA
 Reference Document: PS300
 Precedence: This specification takes precedence over documents referenced herein.
 Effectivity: Reference documents shall be the issue in effect on the date of invitation for bid.
 CAUTION: Operation beyond the rated voltage or current may result in rupture, electrical arcing or flame.

Materials Information

ROHS Compliant

Directive 2002/95/EC
Compliant

ELV Compliant

Directive 2000/53/EC
Compliant

Pb-Free




Halogen Free*




* Halogen Free refers to: Br≤900ppm, Cl≤900ppm, Br+Cl≤1500ppm.

Recommended pad layout (mm.)



Recommended reflow profile

Profile Feature	Pb-Free Assembly
Average ramp up rate ($T_{s_{max}}$ to T_p)	3°C/s max.
Preheat <ul style="list-style-type: none"> Temperature min. ($T_{s_{min}}$) Temperature max. ($T_{s_{max}}$) Time ($t_{s_{min}}$ to $t_{s_{max}}$) 	150°C 200°C 60-120s
Time maintained above: <ul style="list-style-type: none"> Temperature (T_L) Time (t_L) 	217°C 60-150s
Peak/Classification temperature (T_p)	260°C
Time within 5°C of actual peak temperature (t_p)	30s max.
Ramp down rate	2°C/s max.
Time 25°C to peak temperature	8 mins max.



Note: All temperatures refer to top side of the package, measured on the package body surface.

Solder reflow recommendation

- Recommended reflow methods: IR, hot air and Nitrogen
- Recommended maximum solder paste thickness: 0.25mm
- Recommended minimum stencil thickness: 0.1mm
- Devices can be cleaned using standard methods and aqueous solvents.
- TE believes the optimum conditions for forming acceptable solder fillets occur when a reasonable amount of solder paste is placed underneath each device's termination. As such, we request that customers comply with our recommended solder pad layouts.
- Customer should validate that the solder paste amount and reflow recommendations meet its application.
- TE requests that customer board layouts refrain from placing raised features (e.g. vias, nomenclature, traces, etc.) underneath PolySwitch devices. It is possible that raised features could negatively impact solderability performance of our devices.