



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Mono Audio Codec with SPI

emPowerAudio™

1. GENERAL DESCRIPTION

The NAU8811 is a cost effective and low power wideband MONO audio CODEC. It is designed for voice telephony related applications. Functions include Automatic Level Control (ALC) with noise gate, PGA, standard audio interface I²S, and PCM with time slot assignment. The device provides one differential microphone input and one single ended auxiliary input (multi purpose). There are few variable gain control stages in the audio path. It also includes Headphone (Headphone) line output and integrated BTL speaker driver.

The analog inputs have PGA on the front end, allowing dynamic range optimization with a wide range of input sources. The microphone amplifiers have a programmable gain from -12dB to +35.25dB to handle both amplified microphones. In addition to a digital high pass filter to remove DC offset voltages, the ADC also features voice band digital filtering. Voice-band data is accepted by the audio interface (I²S). The DAC converter path includes filtering and mixing, programmable-gain amplifiers (PGA), and soft muting. The digital interface SPI have independent supply voltage to allow integration into multiple supply systems. The NAU8811 operates at supply voltages from 2.5V to 3.6V, although the digital core can operate at voltage as low as 1.71V to save power.

The NAU8811 is specified for operation from -40°C to +85°C. AEC-Q100 & TS16949 compliant device is available upon request.

2. FEATURES

24-bit signal processing linear Audio CODEC

- Audio DAC: 93dB SNR and -84dB THD
- Audio ADC: 91dB SNR and -79dB THD
- Support variable sample rates from 8 - 48kHz
- Integrated BTL Speaker Driver 1W (8Ω / 5V)
- Integrated Headset Driver 40mW (16Ω / 3.3V)

Analog I/O

- Integrated programmable Microphone Amplifier
- Integrated Line Input and Line Output
- Integrated Audio Switches
- Headphone / Speaker / Line Output selection
- Microphone / Line Inputs selection

Interfaces

- I²S digital interface PCM time slot assignment
- SPI serial control Interface

Low Power, Low Voltage


- Analog Supply: 2.5V to 3.6V
- Digital Supply: 1.71V to 3.6V
- Nominal Operating Voltage: 3.3V

Additional features

- Programmable ALC and ADC Notch Filter
- Programmable High Pass Filter
- Digital D/A Passthrough
- AEC-Q100 & TS16949 compliant device available upon request
- Industrial temperature: range: -40°C to +85°C

Applications

- VoIP Telephones
- IP PBX
- Mobile Telephone Hands-free Kits
- Residential & Consumer Intercoms
- General Purpose low power audio CODEC



3. PIN CONFIGURATION




Figure 1: 20-Pin QFN Package

4. PIN DESCRIPTION

Pin Name	Pin#	Functionality	A/D	Pin Type
MIC+	1	Microphone Positive Input	A	I
VDDA	2	Analog Supply	A	I
VSSA	3	Analog Ground	A	O
VDDD	4	Digital Supply	D	I
VSSD	5	Digital Ground	D	O
ADCOU	6	Digital Audio Data Output	D	O
DACIN	7	Digital Audio Data Input	D	I
FS	8	Frame Sync (Slave)	D	I/O
BCLK	9	Bit Clock (Slave)	D	I
CSb	10	SPI Chip Select	D	I/O
SCLK	11	SPI Serial Clock	D	I
SDIO	12	SPI Data In	D	O
MOU	13	Headphone Output	A	O
SPKOUT+	14	Speaker Positive Output	A	O
VSSSPK	15	Speaker Ground	A	O
SPKOUT-	16	Speaker Negative Output	A	O
VDDSPK	17	Speaker Supply	A	I
AUX	18	Auxiliary Input	A	I
VREF	19	Decoupling internal analog mid supply reference voltage	A	O
MIC-	20	Microphone Negative Input	A	I
PADDLE_VSSA	PKG	The exposed metal paddle on the bottom of the IC supplies circuit ground(s) for the entire chip. It is very important that a good solder connection is made between this exposed metal paddle and the ground plane of the PCB underlying the IC.	A	O

Table 1: Pin Description

Notes

1. The 20-QFN package includes a bulk ground connection pad on the underside of the chip. This bulk ground should be thermally tied to the PCB, and electrically tied to the analog ground.
2. Unused analog input pins should be left as no-connection.
3. Under all condition when digital pins are not used they should be tied to ground.

5. BLOCK DIAGRAM




Figure 2: NAU8811 General Block Diagram

6. Table of Contents

1. GENERAL DESCRIPTION1

2. FEATURES1

3. PIN CONFIGURATION3

4. PIN DESCRIPTION4

5. BLOCK DIAGRAM.....5

6. TABLE OF CONTENTS6

7. LIST OF FIGURES9

8. LIST OF TABLES10

9. ABSOLUTE MAXIMUM RATINGS11

10. OPERATING CONDITIONS11

11. ELECTRICAL CHARACTERISTICS.....12

12. FUNCTIONAL DESCRIPTION15

 12.1. INPUT PATH15

 12.1.1. The Single Ended Auxiliary Input (AUX).....15

 12.1.2. The differential microphone input (MIC- & MIC+ pins)17

 12.1.2.1. Positive Microphone Input (MIC+).....18

 12.1.2.2. Negative Microphone Input (MIC-).....18

 12.1.2.3. PGA Gain Control19

 12.1.3. PGA Boost Stage19

 12.2. ADC DIGITAL FILTER BLOCK21

 12.2.1. Programmable High Pass Filter (HPF)22

 12.2.2. Programmable Notch Filter (NF)22

 12.2.3. Digital ADC Gain Control.....23

 12.3. PROGRAMMABLE GAIN AMPLIFIER (PGA)23

 12.3.1. Automatic level control (ALC).....23

 12.3.2. Normal Mode.....26

 12.3.3. ALC Hold Time (Normal mode Only).....26

 12.3.4. Peak Limiter Mode27

 12.3.5. Attack Time27

 12.3.6. Decay Times27

 12.3.7. Noise gate (normal mode only)28

 12.3.8. Zero Crossing.....29

 12.4. DAC DIGITAL FILTER BLOCK30

 12.4.4. Hi-Fi DAC De-Emphasis and Gain Control.....31

 12.4.5. Digital DAC Output Peak Limiter32

 12.4.6. Volume Boost.....32

 12.5. ANALOG OUTPUTS33

 12.5.1. Speaker Mixer Outputs.....33

 12.5.2. Headphone Mixer Output35

 12.5.3. Unused Analog I/O.....36

 12.6. CLOCKING BLOCK38

 12.7. CONTROL INTERFACE39

 12.7.1. 16-bit Write Operation (default)39

 12.7.2. 24-bit Write Operation40

- 12.7.3. Software Reset.....40
- 12.8. DIGITAL AUDIO INTERFACES41
 - 12.8.1. Right Justified audio data.....42
 - 12.8.2. Left Justified audio data43
 - 12.8.3. I²S audio data.....44
 - 12.8.4. PCM audio data45
 - 12.8.5. PCM Time Slot audio data46
 - 12.8.6. Comanding.....47
- 12.9. POWER SUPPLY.....48
 - 12.9.1. Power-On Reset.....48
 - 12.9.2. Power Related Software Considerations.....48
 - 12.9.3. Power Up/Down Sequencing49
 - 12.9.4. Reference Impedance (REFIMP) and Analog Bias50
 - 12.9.5. Power Saving50
 - 12.9.6. Estimated Supply Currents.....51
- 13. REGISTER DESCRIPTION.....52
 - 13.1. SOFTWARE RESET54
 - 13.2. POWER MANAGEMENT REGISTERS54
 - 13.2.1. Power Management 154
 - 13.2.2. Power Management 255
 - 13.2.3. Power Management 355
 - 13.3. AUDIO CONTROL REGISTERS.....55
 - 13.3.1. Audio Interface Control.....55
 - 13.3.2. Audio Interface Comanding Control56
 - 13.3.3. Clock Control Register57
 - 13.3.4. Audio Sample Rate Control Register58
 - 13.3.5. DAC Control Register.....58
 - 13.3.6. DAC Gain Control Register59
 - 13.3.7. ADC Control Register.....59
 - 13.3.8. ADC Gain Control Register60
 - 13.4. DIGITAL TO ANALOG CONVERTER (DAC) LIMITER REGISTERS60
 - 13.5. NOTCH FILTER REGISTERS.....61
 - 13.6. AUTOMATIC LEVEL CONTROL 1 REGISTER62
 - 13.6.1. ALC1 REGISTER.....62
 - 13.6.2. ALC2 REGISTER.....63
 - 13.6.3. ALC3 REGISTER.....64
 - 13.7. NOISE GAIN CONTROL REGISTER.....65
 - 13.8. INPUT, OUTPUT, AND MIXERS CONTROL REGISTER65
 - 13.8.1. Attenuation Control Register65
 - 13.8.2. Input Signal Control Register66
 - 13.8.3. PGA Gain Control Register66
 - 13.8.4. ADC Boost Control Registers.....67
 - 13.8.5. Output Register67
 - 13.8.6. Speaker Mixer Control Register68
 - 13.8.7. Speaker Gain Control Register68
 - 13.8.8. Headphone Mixer Control Register69
 - 13.9. LOWER POWER REGISTER69
 - 13.10. PCM TIME SLOT CONTROL & ADCOUT IMPEDANCE OPTION CONTROL70

13.10.1. PCM1 TIMESLOT CONTROL REGISTER.....70

13.10.2. PCM2 TIMESLOT CONTROL REGISTER.....70

13.11. Reserved.....71

13.12. OUTPUT Driver Control Register71

13.13. AUTOMATIC LEVEL CONTROL ENHANCED REGISTER72

 13.13.1. ALC1 Enhanced Register.....72

 13.13.2. ALC Enhanced 2 Register.....72

13.14. MISC CONTROL REGISTER.....73

13.15. Output Tie-Off REGISTER73

13.16. Output Tie-off Direct Manual Control REGISTER.....74

14. CONTROL INTERFACE TIMING DIAGRAM.....75

 14.1. SPI WRITE TIMING DIAGRAM.....75

15. AUDIO INTERFACE TIMING DIAGRAM.....76

 15.1. AUDIO INTERFACE IN SLAVE MODE.....76

 15.2. PCM AUDIO INTERFACE IN SLAVE MODE (PCM Audio Data).....76

 15.3. PCM AUDIO INTERFACE IN SLAVE MODE (PCM Time Slot Mode).....77

 15.4. μ -LAW ENCODE DECODE CHARACTERISTICS.....78

 15.5. A-LAW ENCODE DECODE CHARACTERISTICS.....79

 15.6. μ -LAW / A-LAW CODES FOR ZERO AND FULL SCALE.....80

 15.7. μ -LAW / A-LAW OUTPUT CODES (DIGITAL MW).....80

16. DIGITAL FILTER CHARACTERISTICS81

17. TYPICAL APPLICATION.....83

18. PACKAGE SPECIFICATION (20-PIN QFN).....84

19. ORDERING INFORMATION85

20. VERSION HISTORY86

7. List of Figures

Figure 1: 20-Pin QFN Package	3
Figure 2: NAU8811 General Block Diagram.....	5
Figure 3: Auxiliary Input Circuit Block Diagram with AUXM[3] = 0.....	16
Figure 4: Auxiliary Input Circuit Block Diagram with AUXM[3] = 1.....	16
Figure 5: Input PGA Circuit Block Diagram	17
Figure 6: Boost Stage Block Diagram	19
Figure 7: ADC Digital Filter Path Block Diagram	21
Figure 8: ALC Block Diagram.....	24
Figure 9: ALC Response Graph	24
Figure 10: ALC Normal Mode Operation	26
Figure 11: ALC Hold Time.....	26
Figure 12: ALC Limiter Mode Operations	27
Figure 13: ALC Operation with Noise Gate disabled	28
Figure 14: ALC Operation with Noise Gate Enabled	28
Figure 15: DAC Digital Filter Path	30
Figure 16: Speaker and Headphone Analogue Outputs.....	33
Figure 17: Tie-off Options for the Speaker and Headphone output Pins	36
Figure 18: Clock Select Circuit	38
Figure 19: Register write operation using a 16-bit SPI Interface	39
Figure 20: Register Write operation using a 24-bit SPI Interface	40
Figure 21: Right Justified Audio Interface (Normal Mode).....	42
Figure 22: Right Justified Audio Interface (Special mode).....	42
Figure 23: Left Justified Audio Interface (Normal Mode)	43
Figure 24: Left Justified Audio Interface (Special mode)	43
Figure 25: I2S Audio Interface (Normal Mode)	44
Figure 26: I2S Audio Interface (Special mode).....	44
Figure 27: PCM Mode Audio Interface (Normal Mode)	45
Figure 28: PCM Mode Audio Interface (Special mode)	45
Figure 29: PCM Time Slot Mode (Time slot = 0) (Normal Mode)	46
Figure 30: PCM Time Slot Mode (Time slot = 0) (Special mode)	46
Figure 31: The Programmable ADCOUT Pin	70
Figure 32: SPI Write Timing Diagram.....	75
Figure 33: Audio Interface Slave Mode Timing Diagram	76
Figure 34: PCM Audio Interface Slave Mode Timing Diagram	76
Figure 35: PCM Audio Interface Slave Mode (PCM Time Slot Mode)Timing Diagram.....	77
Figure 36: DAC Filter Frequency Response.....	82
Figure 37: ADC Filter Frequency Response.....	82

Figure 38: DAC Filter Ripple82
 Figure 39: ADC Filter Ripple82
 Figure 40: Application Diagram For 20-Pin QFN.....83

8. List of Tables

Table 1: Pin Description4
 Table 2: Register associated with Input PGA Control17
 Table 3: Microphone Non-Inverting Input Impedances.....18
 Table 4: Microphone Inverting Input Impedances18
 Table 5: Registers associated with ALC and Input PGA Gain Control19
 Table 6: Registers associated with PGA Boost Stage Control20
 Table 7: Register associated with ADC21
 Table 8: High Pass Filter Cut-off Frequencies (HPFAM=1).....22
 Table 9: Registers associated with Notch Filter Function.....22
 Table 10: Equations to Calculate Notch Filter Coefficients.....23
 Table 11: Register associated with ADC Gain23
 Table 12: Registers associated with ALC Control25
 Table 13: ALC Maximum and Minimum Gain Values25
 Table 14: Registers associated with DAC Gain Control30
 Table 15: DAC Digital Limiter Control32
 Table 16: Speaker Output Controls.....35
 Table 17: Headphone Output Controls.....35
 Table 18: Control Interface Selection39
 Table 19: Standard Interface modes41
 Table 20: Audio Interface Control Registers.....41
 Table 21: Companding Control47
 Table 22: Power up sequence.....49
 Table 23: Power down Sequence50
 Table 24: Registers associated with Power Saving.....50
 Table 25: Supply Current - VDDA 3.3V51
 Table 26: SPI Timing Parameters75
 Table 27: Audio Interface Timing Parameters77

9. ABSOLUTE MAXIMUM RATINGS

CONDITION		MIN	MAX	Units
VDDA supply voltage		-0.3	+3.63	V
VDDSPK supply voltage	MOUTBST=0, SPKBST=0	-0.3	+3.63	V
	MOUTBST=1, SPKBST=1	-0.3	+5.50	V
Digital Input Voltage range		VSSD – 0.3	VDDD + 0.30	V
Analog Input Voltage range		VSSA – 0.3	VDDA + 0.30	V
Industrial operating temperature		-40	+85	°C
Storage temperature range		-65	+150	°C

CAUTION: Do not operate at or near the maximum ratings listed for extended period of time. Exposure to such conditions may adversely influence product reliability and result in failures not covered by warranty. These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.

10. OPERATING CONDITIONS

Condition	Symbol	Min Value	Typical Value	Max Value	Units
Analogue supplies range	VDDA	2.50		3.60	V
Digital supply range	VDDD	1.71		3.60	V
Speaker supply	VDDSPK	2.50		5.50	V
Ground	VSSD, VSSA, VSSSPK		0		V

1. VDDA must be \geq VDDD

11. ELECTRICAL CHARACTERISTICS

VDDD = 1.8V, VDDA = VDDSPK = 3.3V (VDDSPK = 1.5*VDDA when Boost), T_A = +25°C, 1kHz signal, fs = 48kHz, 24-bit audio data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Analogue to Digital Converter (ADC)						
Full scale input signal ¹	V _{INFS}	PGABST = 0dB PGAGAIN = 0dB		1.0 0		V _{RMS} dBV
Signal to Noise Ratio ²	SNR	Gain = 0dB, A-weighted	87	91		dB
Total Harmonic Distortion ³	THD	Input = -1dBFS, Gain = 0dB		-79	-65	dB
Digital to Analogue Converter (DAC) to Headphone output (all data measured with 10kΩ / 50pF load)						
Full Scale output signal ¹		MOUTBST=0		1.0x (V _{REF})		V _{RMS}
		MOUTBST=1		1.5 x V _{REF}		
Signal to Noise Ratio ²	SNR	A-weighted (ADC/DAC oversampling rate of 128)	90	93		dB
Total Harmonic Distortion ³	THD	R _L = 10 kΩ; -1.5dBfs		-84	-70	dB
Auxiliary Analogue Input (AUX)						
Full-scale Input Signal Level ¹	V _{INFS}	Gain = 0dB		1 0		V _{RMS} dBV
Input Resistance	R _{AUX}	AUXM=0		20		kΩ
Input Capacitance	C _{AUX}			10		pF
Microphone Inputs (MICN & MICP) and MIC Input Programmable Gain Amplifier (PGA)						
Full-scale Input Signal Level ¹	V _{INFS}	PGABST = 0dB PGAGAIN = 0dB		1 0		V _{RMS} dBV
Programmable PGA gain			-12		35.25	dB
PGA Step Size		Guaranteed Monotonic		0.75		dB
Programmable Boost PGA gain		PGABST = 0		0		dB
		PGABST = 1		20		
Mute Attenuation				100		dB
PGA equivalent output noise		0 to 20kHz, Gain set to 35.25dB		110		μV
Auxiliary Input resistance	R _{AUX}	PGA Gain = 35.25dB		1.6		kΩ
		PGA Gain = 0dB		47		kΩ
		PGA Gain = -12dB		75		kΩ
Positive Microphone Input resistance	R _{MIC+}	PMICPGA = 1		94		kΩ
Input Capacitance	C _{MIC}			10		pF
Speaker Output PGA						
Programmable Gain			-57		6	dB
Programmable Gain Step Size		Guaranteed Monotonic		1		dB

VDDD = 1.8V, VDDA = VDDSPK = 3.3V (VDDSPK = 1.5*VDDA when Boost), T_A = +25°C, 1kHz signal, fs = 48kHz, 24-bit audio data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BTL Speaker Output (SPKOUT+, SPKOUT- with 8Ω bridge tied load)						
Full scale output ⁷		SPKBST = 0 VDDSPK = VDDA	VDDA / 3.3			V _{RMS}
		SPKBST = 1 VDDSPK = 1.5 * VDDA	(VDDA / 3.3) * 1.5			
Output Power	PO	Output power is very closely correlated with THD				
Signal to Noise Ratio	SNR	VDDSPK=3.3V RL = 8Ω		90		dB
		VDDSPK =1.5*VDDA RL = 8Ω		90		dB
Total Harmonic Distortion	THD	PO =180mW PO =400mW	RL = 8Ω	VDDSPK=3.3V	-63	dB
					-56	dB
		PO =360mW PO =800mW PO =1W	RL = 8Ω	VDDSPK = 1.5*VDDA	-60	dB
					-61	dB
					-34	dB
Power Supply Rejection Ratio (50Hz - 22kHz)	PSRR	VDDSPK = 1.5*VDDA (boost)		50		dB
		VDDSPK = 3V (non-boost)		50		dB
Headphone' output (SPKOUTP, SPKOUTN with resistive load to ground)						
Full scale output ⁷			VDDA / 3.3			V _{RMS}
Signal to Noise Ratio	SNR	A-weighted		90		dB
Total Harmonic Distortion	THD	Po=20mW, RL = 16Ω, VDDSPK = 3.3V		-84		dB
		Po=20mW, RL = 32Ω, VDDSPK = 3.3V		-85		dB
Automatic Level Control (ALC)/Limiter – ADC only						
Target Record Level			-28.5		-6	dB
Programmable Gain			-12		35.25	dB
Programmable Gain Step Size		Guaranteed Monotonic		0.75		dB
Gain Hold Time ^{4,6}	tHOLD	BCLK=12.288MHz	0 / 2.67 / ... / 43691 (time doubles with each step)			ms
Gain Ramp-Up (Decay) Time ^{5,6}	tDCY	ALC Mode ALCM=0 BCLK=12.288MHz	3.3 / 6.6 / 13.1 / ... / 3360 (time doubles every step)			ms
		Limiter Mode ALCM=1 BCLK=12.288MHz	0.73 / 1.45 / 2.91 / ... / 744 (time doubles every step)			ms
Gain Ramp-Down (Attack) Time ^{5,6}	tATK	ALC Mode ALCM=0 BCLK=12.288MHz	0.83 / 1.66 / 3.33 / ... / 852 (time doubles every step)			ms
		Limiter Mode ALCM=1 BCLK=12.288MHz	0.18 / 0.36 / 0.73 / ... / 186 (time doubles every step)			ms
Digital Input / Output						

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input HIGH Level	V_{IH}		$0.7 \times V_{DDD}$			V
Input LOW Level	V_{IL}				$0.3 \times V_{DDD}$	V
Output HIGH Level	V_{OH}	$I_{OL} = 1\text{mA}$	$0.9 \times V_{DDD}$			V
Output LOW Level	V_{OL}	$I_{OH} = -1\text{mA}$			$0.1 \times V_{DDD}$	V

Notes

1. Full Scale is relative to VDDA (FS = VDDA/3.3.) Input level to RIP and LIP is limited to a maximum of -3dB so that THD+N performance will not be reduced.
2. Signal-to-noise ratio (dB) – SNR is a measure of the difference in level between the full-scale output and the output with no signal applied. (No Auto-zero or Automute function is employed in achieving these results).
3. THD+N (dB) – THD+N are a ratio, of the RMS values, of (Noise + Distortion)/Signal.
4. Hold Time is the length of time between a signal detected being too quiet and beginning to ramp up the gain. It does not apply to ramping down the gain when the signal is too loud, which happens without a delay.
5. Ramp-up and Ramp-Down times are defined as the time it takes to change the PGA gain by 6dB of its gain range.
6. All hold, ramp-up and ramp-down times scale proportionally with BCLK
7. The maximum output voltage can be limited by the speaker power supply. If MOUTBST or SPKBST is set then VDDSPK should be 1.5xVDDA to prevent clipping taking place in the output stage (when PGA gains are set to 0dB).

12. FUNCTIONAL DESCRIPTION

The NAU8811 is a MONO Audio CODEC with very robust ADC and DAC. The device provides one single ended auxiliary input (AUX pin) and one differential microphone input (MIC- & MIC+ pins). The auxiliary input (AUX) can be configured to sum multiple signals into a single input. It has three different amplification paths with a total gain of up to +55.25dB. The differential input also has amplification paths similar to auxiliary input.

The PGA output has programmable ADC gain. An advanced Sigma Delta DAC is used along with digital decimation and interpolation filters to give high quality audio at sample rates from 8 kHz to 48 kHz. The Digital Filter blocks include ADC high pass filters, and Notch filter. The device has two output mixers, one for Headphone output and the other for the speaker output. It also has one input mixer.

The NAU8811 has serial control interface SPI for device control. The device also supports I²S, PCM time slotting, Left Justified and Right Justified for audio interface and can only operate in slave only. It can operate with sample rates ranging from 8 kHz to 48 kHz, depending on the values of BCLK and its prescaler. The power control registers help save power by controlling the major individual functional blocks of the NAU8811.

12.1. INPUT PATH

The NAU8811 has two different types of microphone inputs single ended and differential. Figure 3 shows the different paths that the input signals can take.

All inputs are maintained at a DC bias at approximately half of the VDDA supply voltage. Connections to these inputs should be AC-coupled by means of DC blocking capacitors suitable for the device application.

12.1.1. The Single Ended Auxiliary Input (AUX)

The single ended auxiliary input (AUX) has three different paths to Headphone output (MOUT).

- Directly connected to the Headphone Mixer or Speaker Mixer to MOUT or SPKOUT+ and SPKOUT- respectively
- Connect through the PGA Boost Mixer which has a range of -12dB to +6dB
- Connect through both the input PGA Gain (range of -12dB to +35.25 dB) and PGA Boost Mixer (range of 0db or +20dB)

The last two paths above go through the ADC filters where the ALC loop controls the amplitude of the input signal. The device also has an internal configurable biasing circuit for biasing the microphone, reducing external components.

An internal inverting operational amplifier circuit allows the auxiliary input pin to connect multiple signals for mixing. This can be achieved by setting AUXM[3] address (0x2C) to LOW. The combination of the 20k ohm resistors can vary due to process variation in the gain stage. The block can also be configured to be used as a buffer by *emPowerAudio*[™]

setting AUXM[3] address (0x2C) to HIGH. The internal inverting circuit block can be enable/disable by setting AUXEN[6] address (0x01).




Figure 3: Auxiliary Input Circuit Block Diagram with AUXM[3] = 0




Figure 4: Auxiliary Input Circuit Block Diagram with AUXM[3] = 1

12.1.2.1. Positive Microphone Input (MIC+)

The positive microphone input (MIC+) can be used as part of the differential input. It connects to the positive terminal of the PGA gain amplifier by setting PMICPGA[0] address (0x2C) to HIGH or can be connected to VREF by setting PMICPGA[0] address (0x2C) to LOW.

When the associated control bit is set logic = 1, the MIC+ pin is connected to a resistor of approximately 30kΩ which is tied to VREF. The purpose of the tie to VREF is to reduce any pop or click sound by keeping the DC level of the MIC+ pin close to VREF at all times.

Note: In single ended applications where the MIC+ input is used without using MIC-, the PGA gain values will be valid only if the MIC- pin is terminated to a low impedance signal point. This termination should normally be an AC coupled path to signal ground. This input impedance is constant regardless of the gain value. The following table gives the nominal input impedance for this input. Impedance for specific gain values not listed in this table can be estimated through interpolation between listed values.

MIC+ to non-inverting PGA input Nominal Input Impedance	
Gain (dB)	Impedance (kΩ)
-12	94
-9	94
-6	94
-3	94
0	94
3	94
6	94
9	94
12	94
18	94
30	94
35.25	94

Table 3: Microphone Non-Inverting Input Impedances

MIC- to inverting PGA input Nominal Input Impedance	
Gain (dB)	Impedance (kΩ)
-12	75
-9	69
-6	63
-3	55
0	47
3	39
6	31
9	25
12	19
18	11
30	2.9
35.25	1.6

Table 4: Microphone Inverting Input Impedances

12.1.2.2. Negative Microphone Input (MIC-)

The negative microphone input (MIC-) has two distinctive configuration; differential input or single ended input. This input connects to the negative terminal of the PGA gain amplifier by setting NMICPGA[1] address (0x2C) to HIGH. When the MIC- is used as a single ended input, MIC+ should be conned to VREF by setting PMICPGA[0] address (0x2C) bit to LOW. The AUX input signal can also be mixed with the MIC- input signal by setting AUXPGA[2] address (0x2C) to HIGH.

When the associated control bit is set logic = 1, the MIC- pin is connected to a resistor of approximately 30kΩ which is tied to VREF. The purpose of the tie to VREF is to reduce any pop or click sound by keeping the DC level of the MIC- pin close to VREF at all times.

level of the MIC- pin close to VREF at all times. It is important for a system designer to know that the MIC-input impedance varies as a function of the selected PGA gain. This is normal and expected for a difference amplifier type topology. The above table gives the nominal resistive impedance values for this input over the possible gain range. Impedance for specific gain values not listed in this table can be estimated through interpolation between listed values.

12.1.2.3. PGA Gain Control

The PGA amplification is common to all three input pins MIC-, MIC+, AUX, and enabled by PGAEN[2] address (0x02). It has a range of -12dB to +35.25dB in 0.75dB steps, controlled by PGAGAIN[5:0] address (0x2D). Input PGA gain will not be used when ALC is enabled using ALCEN[8] address (0x20).

Addr	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
0x2D	0	PGAZC	PGAMT	PGAGAIN[5:0]						0x010
0x20	ALCEN	0	0	ALCMXGAIN[2:0]			ALCMNGAIN[2:0]			0x038

Table 5: Registers associated with ALC and Input PGA Gain Control

12.1.3. PGA Boost Stage

The boost stage has three inputs connected to the PGA Boost Mixer. All three inputs can be individually connected or disconnected from the PGA Boost Mixer. The boost stage can be enabled by setting BSTEN[4] address (0x02) to HIGH. The following figure shows the PGA Boost stage.




Figure 6: Boost Stage Block Diagram

The signal from AUX stage can be amplified at the PGA Boost stage before connecting to the Boost Mixer by setting a binary value from “001” – “111” to AUXBSTGAIN[2:0] address (0x2F). The path is disconnected by setting “000” to the AUXBSTGAIN bits.

Signal from PGA stage to the PGA Boost Mixer is disconnected or muted by setting PGAMT[6] address (0x2D) to HIGH. In this path the PGA boost can be a fixed value of +20dB or 0dB, controlled by the PGABST[8] address (0x2F) bit.

The signal from MIC+ pin to the PGA Boost Mixer is disconnected by setting ‘000’ binary value to PMICBSTGAIN[6:4] address (0x2F) and any other combination connects the path.

Bit(s)	Addr	Parameter	Programmable Range
BSTEN[4]	0x02	Enable PGA Boost Block	0 = Boost stage OFF 1 = Boost stage ON
PGAMT[6]	0x2D	Mute control for input PGA	0=Input PGA not muted 1=Input PGA muted
AUXBSTGAIN[2:0]	0x2F	Boost AUX signal	Range: -12dB to +6dB @ 3dB increment
PMICBSTGAIN[6:4]	0x2F	Boost MIC+ signal	Range: -12dB to +6dB @ 3dB increment
PGABST[8]	0x2F	Boost PGA stage	0 = PGA output has +0dB 1 = PGA output has +20dB

Table 6: Registers associated with PGA Boost Stage Control

12.2. ADC DIGITAL FILTER BLOCK




Figure 7: ADC Digital Filter Path Block Diagram

The ADC digital filter block performs a 24-bit signal processing. The block consists of an oversampled analog sigma-delta modulator, digital decimator, digital filter, high pass filter, and a notch filter. The oversampled analog sigma-delta modulator provides a bit stream to the decimation stages and filter. The ADC coding scheme is in two's-complement format and the full-scale input level is proportional to VDDA. With a 3.3V supply voltage, the full-scale level is 1.0V_{RMS} and any voltage greater than full scale may overload the ADC and cause distortion. The ADC is enabled by setting ADCEN[0] address (0x02) bit. Polarity and oversampling rate of the ADC output signal can be changed by ADCPL[0] address (0x0E) and ADCOS[3] address (0x0E) respectively.

Bit(s)	Addr	Parameter	Programmable Range
ADCPL[0]	0x0E	ADC Polarity	0 = Normal 1 = Inverted
ADCOS[3]	0x0E	ADC Over SampleRate	0=64x (Lowest power) 1=128x (best SNR at typical condition)
HPFEN[8]	0x0E	High Pass Filter Enable	0 = Disable 1 = Enable
HPFAM[7]	0x0E	Audio or Application Mode	0 = Audio (1 st order, fc ~ 3.7 Hz) 1 = Application (2 nd order, fc = HPF)
HPF[6:4]	0x0E	High Pass Filter frequencies	82 Hz to 612 Hz dependant on the sample rate
ADCEN[0]	0x02	Enable ADC	0 = Disable 1 = Enable
SMPLR[3:1]	0x07	Sample rate	8k Hz to 48 kHz

Table 7: Register associated with ADC

12.2.1. Programmable High Pass Filter (HPF)

The high pass filter (HPF) has two different modes that it can operate in either Audio or Application mode HPFAM[7] address (0x0E). In Audio Mode (HPFAM=0) the filter is first order, with a cut-off frequency of 3.7 Hz. In Application mode (HPFAM=1) the filter is second order, with a cut-off frequency selectable via the HPF[2:0] register bits. Cut-off frequency of the HPF depends on sample frequency selected by SMPLR[3:1] address (0x07). The HPF is enabled by setting HPFEN[8] address (0x0E) to HIGH. Table below shows the cut-off frequencies with different sampling rate.

HPF[2:0]	fs (kHz)								
	SMPLR=101/100			SMPLR=011/010			SMPLR=001/000		
	8	11.025	12	16	22.05	24	32	44.1	48
000	82	113	122	82	113	122	82	113	122
001	102	141	153	102	141	153	102	141	153
010	131	180	156	131	180	156	131	180	156
011	163	225	245	163	225	245	163	225	245
100	204	281	306	204	281	306	204	281	306
101	261	360	392	261	360	392	261	360	392
110	327	450	490	327	450	490	327	450	490
111	408	563	612	408	563	612	408	563	612

Table 8: High Pass Filter Cut-off Frequencies (HPFAM=1)

12.2.2. Programmable Notch Filter (NF)

The NAU8811 has a programmable notch filter where it passes all frequencies except those in a stop band centered on a given center frequency. The filter gives lower distortion and flattens response. The notch filter is enabled by setting NFCEN[7] address (0x1B) to HIGH. The variable center frequency is programmed by setting two's complement values to NFCA0[6:0] address (0x1C), NFCA0[13:7] address (0x1B) and NFCA1[6:0] address (0x1E), NFCA1[13:7] address (0x1D) registers. The coefficients are updated in the circuit when the NFCU[8] bit is set HIGH in a write to any of the registers NF1-NF4 address (0x1B, 0x1C, 0x1D, 0x1E).

Addr	Bit 8	Bit 7	Bit 6	Bit5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
0x1B	NFCU	NFCEN	NFCA0[13:7]							0x000
0x1C	NFCU	0	NFCA0[6:0]							0x000
0x1D	NFCU	0	NFCA1[13:7]							0x000
0x1E	NFCU	0	NFCA1[6:0]							0x000

Table 9: Registers associated with Notch Filter Function

	A_0	A_1	Notation	Register Value (DEC)
Coefficient	$\frac{1 - \tan\left(\frac{2\pi f_b}{2f_s}\right)}{1 + \tan\left(\frac{2\pi f_b}{2f_s}\right)}$	$-(1 + A_0) \times \cos\left(\frac{2\pi f_c}{f_s}\right)$	f_c = center frequency (Hz) f_b = -3dB bandwidth (Hz) f_s = sample frequency (Hz)	NFCA0 = $-A_0 \times 2^{13}$ NFCA1 = $-A_1 \times 2^{12}$ (then convert to 2's complement)

Table 10: Equations to Calculate Notch Filter Coefficients

12.2.3. Digital ADC Gain Control

The digital ADC can be muted by setting “0000 0000” to ADCGAIN[7:0] address (0x0F). Any other combination digitally attenuates the ADC output signal in the range -127dB to 0dB in 0.5dB increments].

Addr	Name	Bit 8	Bit 7	Bit 6	Bit5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
0x0F	ADCG	0	ADCGAIN								0x0FF

Table 11: Register associated with ADC Gain

12.3. PROGRAMMABLE GAIN AMPLIFIER (PGA)

NAU8811 has a programmable gain amplifier (PGA) which controls the gain such that the signal level of the PGA remains substantially constant as the input signal level varies within a specified dynamic range. The PGA has two functions

- Automatic level control (ALC) or
- Input peak limiter

The Automatic Level Control (ALC) seeks to control the PGA gain in response to the amplitude of the input signal such that the PGA output maintains a constant envelope. A digital peak detector monitors the input signal amplitude and compares it to a register defined threshold level ALCSL[3:0] address (0x21). Note: When the ALC automatic level control is enabled, the function of the ALC is to automatically adjust PGAGAIN[5:0] address (0x2D) volume setting.

12.3.1. Automatic level control (ALC)

The ALC seeks to control the PGA gain such that the PGA output maintains a constant envelope. This helps to prevent clipping at the input of the sigma delta ADC while maximizing the full dynamic range of the ADC. The ALC monitors the output of the ADC, measured after the digital decimator has converted it to 1.23 fixed-point formats. The ADC output is fed into a peak detector, which updates the measured peak value whenever the absolute value of the input signal is higher than the current measured peak. The measured peak gradually decays to zero unless a new peak is detected, allowing for an accurate measurement of the signal envelope.

Based on a comparison between the measured peak value and the target value, the ALC block adjusts the gain control, which is fed back to the PGA.




Figure 8: ALC Block Diagram

The ALC is enabled by setting ALCEN[8] address (0x20) bit to HIGH. The ALC has two functional modes, which is set by ALCM[8] address (0x22).

- Normal mode (ALCM = LOW)
- Peak Limiter mode (ALCM = HIGH)

When the ALC is disabled, the input PGA will immediately change to the value stored in PGAGAIN [5:0] address (0x2D). If it is desired that the PGA Gain match the last controlled value of the ALC, it is necessary to read the ALC gain in-use and explicitly write this gain into PGAGAIN [5:0] immediately before disabling the ALC. A digital peak detector monitors the input signal amplitude and compares it to a register defined threshold level ALCSL[3:0] address (0x21).




Figure 9: ALC Response Graph

The registers listed in the following section allow configuration of ALC operation with respect to:

- ALC target level
- Gain increment and decrement rates
- Minimum and maximum PGA gain values for ALC operating range
- Hold time before gain increments in response to input signal
- Inhibition of gain increment during noise inputs
- Limiter mode operation

Bit(s)	Addr	Parameter	Programmable Range
ALCMNGAIN[2:0]	0x20	Minimum Gain of PGA	Range: -12dB to +30dB @ 6dB increment
ALCMXGAIN[2:0]		Maximum Gain of PGA	Range: -6.75dB to +35.25dB @ 6dB increment
ALCEN[8]		Enable ALC function	0 = Disable 1 = Enable
ALCSL[3:0]	0x21	ALC Target	Range: -28.5dB to -6dB @ 1.5dB increment
ALCHT[3:0]		ALC Hold Time	Range: 0ms to 1s, time doubles with every step)
ALCZC[8]		ALC Zero Crossing	0 = Disable 1 = Enable
ALCATK[3:0]	0x22	ALC Attack time	ALCM=0 – Range: 125us to 128ms ALCM=1 – Range: 31us to 32ms (time doubles with every step)
ALCDCY[3:0]		ALC Decay time	ALCM=0 – Range: 500us to 512ms ALCM=1 – Range: 125us to 128ms (Both ALC time doubles with every step)
ALCM[8]		ALC Select	0 = ALC mode 1 = Limiter mode

Table 12: Registers associated with ALC Control

The operating range of the ALC is set by ALCMXGAIN[5:3] address (0x20) and ALCMNGAIN[2:0] address (0x20) bits such that the PGA gain generated by the ALC is between the programmed minimum and maximum levels. When the ALC is enabled, the PGA gain is disabled.

In Normal mode, the ALCMXGAIN bits set the maximum level for the PGA in the ALC mode but in the Limiter mode ALCMXGAIN has no effect because the maximum level is set by the initial PGA gain setting upon enabling of the ALC.

ALCMAXGAIN	Maximum Gain (dB)	ALCMINGAIN	Minimum Gain (dB)
111	35.25	000	-12
110	29.25	001	-6
ALC Max Gain Range 35.25dB to -6dB @ 6dB increments		ALC Min Gain Range -12dB to 30dB @ 6dB increments	
001	-0.75	110	24
000	-6.75	111	30

Table 13: ALC Maximum and Minimum Gain Values