



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Mono Audio Codec with Speaker Driver



1. GENERAL DESCRIPTION

The NAU8812 is a cost effective and low power wideband MONO audio CODEC. It is designed for voice telephony related applications. Functions include Automatic Level Control (ALC) with noise gate, PGA, standard audio interface I²S, PCM with time slot assignment, and on-chip PLL. The device provides one differential microphone input and one single ended auxiliary input (multi purpose). There are few variable gain control stages in the audio path. It also includes MONO line output and integrated BTL speaker driver.

The analog inputs have PGA on the front end, allowing dynamic range optimization with a wide range of input sources. The microphone amplifiers have a programmable gain from -12dB to +35.25dB to handle both amplified microphones. In addition to a digital high pass filter to remove DC offset voltages, the ADC also features voice band digital filtering. Voice-band data is accepted by the audio interface (I²S). The DAC converter path includes filtering and mixing, programmable-gain amplifiers (PGA), and soft muting. The digital interfaces, 2-Wire or SPI, have independent supply voltage to allow integration into multiple supply systems. The NAU8812 operates at supply voltages from 2.5V to 3.6V, although the digital core can operate at voltage as low as 1.71V to save power. The NAU8812 is specified for operation from -40°C to +85°C. AEC-Q100 & TS16949 compliant device is available upon request.

2. FEATURES

24-bit signal processing linear Audio CODEC

- Audio DAC: 93dB SNR and -84dB THD
- Audio ADC: 91dB SNR and -79dB THD
- Support variable sample rates from 8 - 48kHz
- Integrated BTL Speaker Driver 800mW (8Ω / 5V)
- Integrated Headset Driver 40mW (16Ω / 3.3V)

Analog I/O

- Integrated programmable Microphone Amplifier
- Integrated Line Input and Line Output
- Earphone / Speaker / Line Output selection
- Microphone / Line Inputs selection
- Low Noise bias supplied for microphone
- On-chip PLL

Interfaces

- I²S digital interface PCM time slot assignment
- SPI & 2-Wire serial control Interface (I²C style; Read/Write capable)

Low Power, Low Voltage

- Analog Supply: 2.5V to 3.6V
- Digital Supply: 1.71V to 3.6V
- Nominal Operating Voltage: 3.3V

Additional features


- Programmable ALC
- ADC Notch Filter
- Programmable High Pass Filter
- Digital A/D-D/A Passthrough
- AEC-Q100 & TS16949 compliant device available upon request
- Industrial temperature: range: -40°C to +85°C

Applications

- VoIP Telephones]
- Conference speaker-phone

emPowerAudio™

- IP PBX
- Mobile Telephone Hands-free Kits
- Residential & Consumer Intercoms



PIN CONFIGURATION




Figure 1: 28-Pin SSOP Package




Figure 2: 32-Pin QFN Package

3. PIN DESCRIPTION

Pin Name	28-Pin	32-Pin	Functionality	A/D	Pin Type
VREF	1	29	Decoupling internal analog mid supply reference	A	O
MIC-	2	30	Microphone Negative Input	A	I
MIC+	3	31	Microphone Positive Input	A	I
MICBIAS	4	32	Microphone Bias	A	O
NC	5	1	No Connect		
VDDA	6	2	Analog Supply	A	I
VSSA	7	3	Analog Ground	A	O
VSSA	8	4	Analog Ground	A	O
VDDL	-	5	Logic supply voltage. This pin should not be	D	O
VDDC	9	6	Digital Supply Core	D	I
Vddb	10	7	Digital Supply Buffer	D	I
VSSD	11	8	Digital Ground	D	O
VSSD	-	9	Digital Ground	D	O
ADCOUT	12	10	Digital Audio Data Output	D	O
DACIN	13	11	Digital Audio Data Input	D	I
FS	14	12	Frame Sync	D	I/O
BCLK	15	13	Bit Clock	D	I/O
MCLK	16	14	Master Clock	D	I
CSb/GPIO	17	15	SPI Chip Select or General Purposes 1 I/O	D	I/O
SCLK	18	16	SPI or 2-Wire Serial Clock	D	I
SDIO	19	17	SPI Data In or 2-Wire I/O	D	O
SO	-	18	SPI Data Output	D	O
MODE	20	19	Interface Select (2-Wire or SPI)	D	I
NC	-	20	No Connect		
MOUT	21	21	MONO Output	A	O
SPKOUT+	22	22	Speaker Positive Output	A	O
VSSSPK	23	23	Speaker Ground	A	O
VSSSPK	24	24	Speaker Ground	A	O
SPKOUT-	25	25	Speaker Negative Output	A	O
VDDSPK	26	26	Speaker Supply	A	I
VDDSPK	27	27	Speaker Supply	A	I
AUX	28	28	Auxiliary Input	A	I

Table 1: Pin Description for SSOP and QFN Packages

Notes

1. The 32-QFN package includes a bulk ground connection pad on the underside of the chip. This bulk ground should be thermally tied to the PCB, and electrically tied to the analog ground.
2. Unused analog input pins should be left as no-connection.
3. Under all condition when digital pins are not used they should be tied to ground.
4. Pins designated as NC (Not Internally Connected) should be left as no-connection

4. BLOCK DIAGRAM




Figure 3: NAU8812 General Block Diagram

5. Table of Contents

1. GENERAL DESCRIPTION1

2. FEATURES1

3. PIN CONFIGURATION3

4. PIN DESCRIPTION4

5. BLOCK DIAGRAM.....5

6. TABLE OF CONTENTS6

7. LIST OF FIGURES10

8. LIST OF TABLES12

9. ABSOLUTE MAXIMUM RATINGS13

10. OPERATING CONDITIONS13

11. ELECTRICAL CHARACTERISTICS.....14

12. FUNCTIONAL DESCRIPTION17

 12.1. INPUT PATH17

 12.1.1. The Single Ended Auxiliary Input (AUX)17

 12.1.2. The differential microphone input (MIC- & MIC+ pins)19

 12.1.2.1. Positive Microphone Input (MIC+).....20

 12.1.2.2. Negative Microphone Input (MIC-).....20

 12.1.2.3. PGA Gain Control21

 12.1.3. PGA Boost Stage21

 12.2. MICROPHONE BIASING23

 12.3. ADC DIGITAL FILTER BLOCK25

 12.3.1. Programmable High Pass Filter (HPF).....26

 12.3.2. Programmable Notch Filter (NF)26

 12.3.3. Digital ADC Gain Control.....27

 12.4. PROGRAMMABLE GAIN AMPLIFIER (PGA)27

 12.4.1. Automatic level control (ALC).....27

 12.4.1.1. Normal Mode30

 12.4.1.2. ALC Hold Time (Normal mode Only)30

 12.4.2. Peak Limiter Mode31

 12.4.3. Attack Time32

 12.4.4. Decay Times32

 12.4.5. Noise gate (normal mode only)32

 12.4.6. Zero Crossing.....33

 12.5. DAC DIGITAL FILTER BLOCK34

 12.5.4. Hi-Fi DAC De-Emphasis and Gain Control.....35

 12.5.5. Digital DAC Output Peak Limiter36

 12.5.6. Volume Boost.....36

 12.6. ANALOG OUTPUTS37

 12.6.1. Speaker Mixer Outputs37

 12.6.2. MONO Mixer Output38

 12.6.3. Unused Analog I/O.....39

 12.7. GENERAL PURPOSE I/O40

 12.7.1. Slow Timer Clock41

 12.7.2. Jack Detect41

12.7.3.	Thermal Shutdown	42
12.8.	CLOCK GENERATION BLOCK	43
12.9.	CONTROL INTERFACE	47
12.9.1.	SPI Serial Control.....	47
12.9.1.1.	16-bit Write Operation (default).....	48
12.9.1.2.	24-bit Write Operation.....	48
12.9.1.3.	32-bit Read Operation.....	49
12.9.2.	2-WIRE Serial Control Mode (I ² C Style Interface).....	49
12.9.2.1.	2-WIRE Protocol Convention	50
12.9.2.2.	2-WIRE Write Operation	50
12.9.2.3.	2-WIRE Read Operation	51
12.10.	DIGITAL AUDIO INTERFACES	52
12.10.1.	Right Justified audio data	53
12.10.2.	Left Justified audio data	54
12.10.3.	I ² S audio data.....	55
12.10.4.	PCM audio data	56
12.10.5.	PCM Time Slot audio data	57
12.10.6.	Companding.....	58
12.11.	POWER SUPPLY.....	59
12.11.1.	Power-On Reset.....	59
12.11.2.	Power Related Software Considerations.....	59
12.11.3.	Software Reset.....	60
12.11.4.	Power Up/Down Sequencing	60
12.11.5.	Reference Impedance (REFIMP) and Analog Bias	61
12.11.6.	Power Saving	61
12.11.7.	Estimated Supply Currents.....	62
13.	REGISTER DESCRIPTION.....	63
13.1.	SOFTWARE RESET	65
13.2.	POWER MANAGEMENT REGISTERS	65
13.2.1.	Power Management 1	65
13.2.2.	Power Management 2	66
13.2.3.	Power Management 3	66
13.3.	AUDIO CONTROL REGISTERS.....	66
13.3.1.	Audio Interface Control	66
13.3.2.	Audio Interface Companding Control	67
13.3.3.	Clock Control Register	68
13.3.4.	Audio Sample Rate Control Register	69
13.3.5.	GPIO Control Register	70
13.3.6.	DAC Control Register.....	70
13.3.7.	DAC Gain Control Register	71
13.3.8.	ADC Control Register.....	71
13.3.9.	ADC Gain Control Register	72
13.4.	DIGITAL TO ANALOG CONVERTER (DAC) LIMITER REGISTERS	73
13.5.	NOTCH FILTER REGISTERS.....	74
13.6.	AUTOMATIC LEVEL CONTROL REGISTER	75
13.6.1.	ALC1 REGISTER.....	75
13.6.2.	ALC2 REGISTER.....	76

13.6.3.	ALC3 REGISTER.....	77
13.7.	NOISE GAIN CONTROL REGISTER.....	78
13.8.	PHASE LOCK LOOP (PLL) REGISTERS	79
13.8.1.	PLL Control Registers	79
13.8.2.	Phase Lock Loop Control (PLL) Registers	79
13.9.	INPUT, OUTPUT, AND MIXERS CONTROL REGISTER.....	80
13.9.1.	Attenuation Control Register	80
13.9.2.	Input Signal Control Register	80
13.9.3.	PGA Gain Control Register	81
13.9.4.	ADC Boost Control Registers.....	82
13.9.5.	Output Register	82
13.9.6.	Speaker Mixer Control Register	83
13.9.7.	Speaker Gain Control Register	83
13.9.8.	MONO Mixer Control Register	84
13.9.9.	Trimming Register.....	84
13.10.	PCM TIME SLOT CONTROL & ADCOUT IMPEDANCE OPTION CONTROL	85
13.10.1.	PCM1 TIMESLOT CONTROL REGISTER.....	85
13.10.2.	PCM2 TIMESLOT CONTROL REGISTER.....	85
13.11.	REGISTER ID (READ ONLY)	86
13.11.1.	Device revision register	86
13.11.2.	2-WIRE ID Register (READ ONLY).....	86
13.11.3.	Additional ID (READ ONLY).....	86
13.12.	Reserved.....	87
13.13.	OUTPUT Driver Control Register	87
13.14.	AUTOMATIC LEVEL CONTROL ENHANCED REGISTER	88
13.14.1.	ALC1 Enhanced Register.....	88
13.14.2.	ALC Enhanced 2 Register.....	88
13.15.	MISC CONTROL REGISTER.....	89
13.16.	Output Tie-Off REGISTER	90
13.17.	ALC PEAK-TO-PEAK READOUT REGISTER	90
13.18.	ALC PEAK READOUT REGISTER.....	90
13.19.	AUTOMUTE CONTROL AND STATUS READ REGISTER.....	91
13.20.	Output Tie-off Direct Manual Control REGISTER.....	91
14.	CONTROL INTERFACE TIMING DIAGRAM	92
14.1.	SPI WRITE TIMING DIAGRAM.....	92
14.2.	SPI READ TIMING DIAGRAM	92
14.3.	2-WIRE TIMING DIAGRAM.....	94
15.	AUDIO INTERFACE TIMING DIAGRAM.....	95
15.1.	AUDIO INTERFACE IN SLAVE MODE.....	95
15.2.	AUDIO INTERFACE IN MASTER MODE	95
15.3.	PCM AUDIO INTERFACE IN SLAVE MODE (PCM Audio Data).....	96
15.4.	PCM AUDIO INTERFACE IN MASTER MODE (PCM Audio Data)	96
15.5.	PCM AUDIO INTERFACE IN SLAVE MODE (PCM Time Slot Mode).....	97
15.6.	PCM AUDIO INTERFACE IN MASTER MODE (PCM Time Slot Mode)	97
15.7.	System Clock (MCLK) Timing Diagram.....	98
15.8.	μ-LAW ENCODE DECODE CHARACTERISTICS.....	99
15.9.	A-LAW ENCODE DECODE CHARACTERISTICS.....	100
15.10.	μ-LAW / A-LAW CODES FOR ZERO AND FULL SCALE.....	101

15.11. μ -LAW / A-LAW OUTPUT CODES (DIGITAL MW)101

16. DIGITAL FILTER CHARACTERISTICS102

17. TYPICAL APPLICATION104

18. PACKAGE SPECIFICATION106

 18.1. 28 Pin SSOP/32-Pin QFN106

 18.1. 32-Pin QFN107

19. ORDERING INFORMATION108

20. VERSION HISTORY109

6. List of Figures

Figure 1: 28-Pin SSOP Package	3
Figure 2: 32-Pin QFN Package	3
Figure 3: NAU8812 General Block Diagram.....	5
Figure 4: Auxiliary Input Circuit Block Diagram with AUXM[3] = 0.....	18
Figure 5: Auxiliary Input Circuit Block Diagram with AUXM[3] = 1.....	18
Figure 6: Input PGA Circuit Block Diagram	19
Figure 7: Boost Stage Block Diagram	21
Figure 8: Microphone Bias Schematic.....	23
Figure 9: ADC Digital Filter Path Block Diagram	25
Figure 10: ALC Block Diagram.....	28
Figure 11: ALC Response Graph	28
Figure 12: ALC Normal Mode Operation	30
Figure 13: ALC Hold Time.....	31
Figure 14: ALC Limiter Mode Operations	31
Figure 15: ALC Operation with Noise Gate disabled	32
Figure 16: ALC Operation with Noise Gate Enabled	33
Figure 17: DAC Digital Filter Path	34
Figure 18: DAC Digital Limiter Control	36
Figure 19: Speaker and MONO Analogue Outputs	37
Figure 20: Tie-off Options for the Speaker and MONO output Pins	39
Figure 21: PLL and Clock Select Circuit.....	43
Figure 22: Register write operation using a 16-bit SPI Interface	48
Figure 23: Register Write operation using a 24-bit SPI Interface	49
Figure 24: Register Read operation through a 32-bit SPI Interface.....	49
Figure 25: Valid START Condition	50
Figure 26: Valid Acknowledge.....	50
Figure 27: Valid STOP Condition	50
Figure 28: Slave Address Byte, Control Address Byte, and Data Byte	50
Figure 29: Byte Write Sequence	51
Figure 30: 2-Wire Read Sequence.....	51
Figure 31: Right Justified Audio Interface (Normal Mode).....	53
Figure 32: Right Justified Audio Interface (Special mode)	53
Figure 33: Left Justified Audio Interface (Normal Mode)	54
Figure 34: Left Justified Audio Interface (Special mode).....	54
Figure 35: I2S Audio Interface (Normal Mode).....	55
Figure 36: I2S Audio Interface (Special mode).....	55
Figure 37: PCM Mode Audio Interface (Normal Mode)	56

Figure 38: PCM Mode Audio Interface (Special mode)56

Figure 39: PCM Time Slot Mode (Time slot = 0) (Normal Mode)57

Figure 40: PCM Time Slot Mode (Time slot = 0) (Special mode)57

Figure 41: The Programmable ADCOUT Pin85

Figure 42: SPI Write Timing Diagram.....92

Figure 43: SPI Read Timing Diagram92

Figure 44: 2-Wire Timing Diagram94

Figure 45: Audio Interface Slave Mode Timing Diagram95

Figure 46: Audio Interface in Master Mode Timing Diagram95

Figure 47: PCM Audio Interface Slave Mode Timing Diagram96

Figure 48: PCM Audio Interface Slave Mode Timing Diagram96

Figure 49: PCM Audio Interface Slave Mode (PCM Time Slot Mode)Timing Diagram.....97

Figure 50: PCM Audio Interface Master Mode (PCM Time Slot Mode)Timing Diagram.....97

Figure 51: MCLK Timing Diagram.....98

Figure 52: DAC Filter Frequency Response.....103

Figure 53: ADC Filter Frequency Response.....103

Figure 54: DAC Filter Ripple103

Figure 55: ADC Filter Ripple103

Figure 56: Application Diagram 28-Pin SSOP.....104

Figure 57: Application Diagram for 32-Pin QFN105

7. List of Tables

Table 1: Pin Description for SSOP and QFN Packages4

Table 2: Register associated with Input PGA Control19

Table 3: Microphone Non-Inverting Input Impedances.....20

Table 4: Microphone Inverting Input Impedances20

Table 5: Registers associated with ALC and Input PGA Gain Control21

Table 6: Registers associated with PGA Boost Stage Control22

Table 7: Register associated with Microphone Bias23

Table 8: Microphone Bias Voltage Control24

Table 9: Register associated with ADC25

Table 10: High Pass Filter Cut-off Frequencies (HPFAM=1).....26

Table 11: Registers associated with Notch Filter Function.....26

Table 12: Equations to Calculate Notch Filter Coefficients.....27

Table 13: Register associated with ADC Gain27

Table 14: Registers associated with ALC Control29

Table 15: ALC Maximum and Minimum Gain Values29

Table 16: Registers associated with DAC Gain Control34

Table 17: Speaker Output Controls38

Table 18: MONO Output Controls38

Table 19: General Purpose Control.....41

Table 20: Jack Insert Detect mode.....41

Table 21: Jack Insert Detect controls42

Table 22: Thermal Shutdown42

Table 23: Registers associated with PLL44

Table 24: Registers associated with PLL45

Table 25: PLL Frequency Examples46

Table 26: Control Interface Selection47

Table 27: Standard Interface modes52

Table 28: Audio Interface Control Registers.....52

Table 29: Companding Control58

Table 30: Power up sequence.....61

Table 31: Power down Sequence61

Table 32: Registers associated with Power Saving.....62

Table 33: VDDA 3.3V Supply Current62

Table 34: SPI Timing Parameters93

Table 35: 2-WireTiming Parameters94

Table 36: Audio Interface Timing Parameters98

Table 37: MCLK Timing Parameter98

8. ABSOLUTE MAXIMUM RATINGS

CONDITION	MIN	MAX	Units
VDDDB, VDDC, VDDA supply voltages	-0.3	+3.63	V
VDDSPK supply voltage (MOUT=0, SPKBST=0)	-0.3	+3.63	V
VDDSPK supply voltage (MOUTBST=1, SPKBST=1)	-0.3	+5.50	V
Core Digital Input Voltage range	VSSD – 0.3	VDDC + 0.30	V
Buffer Digital Input Voltage range	VSSD – 0.3	VDDDB + 0.30	V
Analog Input Voltage range	VSSA – 0.3	VDDA + 0.30	V
Industrial operating temperature	-40	+85	°C
Storage temperature range	-65	+150	°C

CAUTION: Do not operate at or near the maximum ratings listed for extended period of time. Exposure to such conditions may adversely influence product reliability and result in failures not covered by warranty. These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.

9. OPERATING CONDITIONS

Condition	Symbol	Min Value	Typical Value	Max Value	Units
Analogue supplies range	VDDA	2.50 ¹		3.60	V
Digital supply range (Buffer)	VDDDB	1.71 ²		3.60	V
Digital supply range (Core)	VDDC	1.71 ²		3.60	V
Speaker supply	VDDSPK	2.50		5.50	V
Ground	VSSD, VSSA, VSSSPK		0		V

Note:

1. VDDA must be ≥ VDDC.
2. VDDDB must be ≥ VDDC.

10. ELECTRICAL CHARACTERISTICS

VDDC = 1.8V, VDDA = VDDDB = VDDSPK = 3.3V (VDDSPK = 1.5*VDDA when Boost), T_A = +25°C, 1kHz signal, fs = 48kHz, 24-bit audio data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Analogue to Digital Converter (ADC)						
Full scale input signal ¹	V _{INFS}	PGABST = 0dB PGAGAIN = 0dB		1.0 0		V _{RMS} dBV
Signal to Noise Ratio ²	SNR	Gain = 0dB, A-weighted	87	91		dB
Total Harmonic Distortion ³	THD	Input = -1dBFS, Gain = 0dB		-79	-65	dB
Digital to Analogue Converter (DAC) to MONO output (all data measured with 10kΩ / 50pF load)						
Full Scale output signal ¹		MOUTBST=0		1.0x (V _{REF})		V _{RMS}
		MOUTBST=1		1.5 x V _{REF}		
Signal to Noise Ratio ²	SNR	A-weighted (ADC/DAC oversampling rate of 128)	90	93		dB
Total Harmonic Distortion ³	THD	R _L = 10 kΩ; -1.0dBfs		-84	-70	dB
Auxiliary Analogue Input (AUX)						
Full-scale Input Signal Level ¹	V _{INFS}	Gain = 0dB		1 0		V _{RMS} dBV
Input Resistance	R _{AUX}	AUXM=0		20		kΩ
Input Capacitance	C _{AUX}			10		pF
Microphone Inputs (MICN & MICP) and MIC Input Programmable Gain Amplifier (PGA)						
Full-scale Input Signal Level ¹	V _{INFS}	PGABST = 0dB PGAGAIN = 0dB		1 0		V _{RMS} dBV
Programmable input PGA gain			-12		35.25	dB
Programmable Gain Step Size		Guaranteed monotonic		0.75		dB
Programmable Boost PGA gain		PGABST = 0		0		dB
		PGABST = 1		20		
Mute Attenuation				100		dB
PGA equivalent output noise		0 to 20kHz, Gain set to 35.25dB		110		μV
Auxiliary Input resistance	R _{AUX}	PGA Gain = 35.25dB		1.6		kΩ
		PGA Gain = 0dB		47		kΩ
		PGA Gain = -12dB		75		kΩ
Positive Microphone Input resistance	R _{MIC+}	PMICPGA = 1		94		kΩ
Input Capacitance	C _{MIC}			10		pF
Speaker Output PGA						
Programmable Gain			-57		6	dB
Programmable Gain Step Size		Guaranteed monotonic		1		dB

VDDC = 1.8V, VDDA = VDDDB = VDDSPK = 3.3V (VDDSPK = 1.5*VDDA when Boost), T_A = +25°C, 1kHz signal, fs = 48kHz, 24-bit audio data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS			MIN	TYP	MAX	UNIT
BTL Speaker Output (SPKOUT+, SPKOUT- with 8Ω bridge tied load)								
Full scale output ⁷		SPKBST = 0 VDDSPK = VDDA			VDDA / 3.3		V _{RMS}	
		SPKBST = 1 VDDSPK = 1.5 * VDDA			(VDDA / 3.3) * 1.5			
Output Power	PO	Output power is very closely correlated with THD; see below						
Signal to Noise Ratio	SNR	VDDSPK = 3.3V RL = 8Ω				90		dB
		VDDSPK = 1.5*VDDA RL = 8Ω				90		dB
Total Harmonic Distortion	THD	PO = 180mW	RL = 8Ω	VDDSPK=3.3V		-63		dB
					PO = 400mW		-56	
		PO = 360mW		VDDSPK = 1.5*VDDA		-60		dB
		PO = 800mW				-61		dB
		PO = 1W				-34		dB
Power Supply Rejection Ratio (50Hz - 22kHz)	PSRR	VDDSPK = 3V, SPKBST = 0				50		dB
		VDDSPK = 1.5*VDDA, SPKBST = 1				50		dB
Headphone' output (SPKOUTP, SPKOUTN with resistive load to ground)								
Full scale output ⁷					VDDA / 3.3			V _{RMS}
Signal to Noise Ratio	SNR	A-weighted				90		dB
Total Harmonic Distortion	THD	Po = 20mW	RL=16 Ω	VDDSPK=3.3V		-84		dB
		Po = 20mW	RL=32 Ω			-85		dB
Microphone Bias								
Bias Voltage	V _{MICBIAS}	(MICBIASV = 0)				0.9* VDDA		V
		(MICBIASV = 1)				0.65* VDDA		V
Bias Current Source	I _{MICBIAS}					3		mA
Output Noise Voltage	V _N	MICBIASM = 0 (1kHz to 20kHz)				14		nV/√Hz
		MICBIASM = 1 (1kHz to 20kHz)				4		nV/√Hz
Automatic Level Control (ALC)/Limiter – ADC only								
Target Record Level					-28.5		-6	dB
Programmable Gain					-12		35.25	dB
Programmable Gain Step Size		Guaranteed Monotonic				0.75		dB
Gain Hold Time ^{4,6}	t _{HOLD}	MCLK=12.288MHz			0 / 2.67 / ... / 43691 (time doubles with each step)			ms

VDDC = 1.8V, VDDA = VDDB = VDDSPK = 3.3V (VDDSPK = 1.5*VDDA when Boost), T_A = +25°C, 1kHz signal, fs = 48kHz, 24-bit audio data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Automatic Level Control (ALC)/Limiter – ADC only						
Gain Ramp-Up (Decay) Time ^{5,6}	t _{DCY}	ALC Mode ALCM=0 MCLK=12.288MHz	3.3 / 6.6 / 13.1 / ... / 3360 (time doubles every step)			ms
		Limiter Mode ALCM=1 MCLK=12.288MHz	0.73 / 1.45 / 2.91 / ... / 744 (time doubles every step)			ms
Gain Ramp-Down (Attack) Time ^{5,6}	t _{ATK}	ALC Mode ALCM=0 MCLK=12.288MHz	0.83 / 1.66 / 3.33 / ... / 852 (time doubles every step)			ms
		Limiter Mode ALCM=1 MCLK=12.288MHz	0.18 / 0.36 / 0.73 / ... / 186 (time doubles every step)			ms
Digital Input / Output						
Input HIGH Level	V _{IH}		0.7 × V _{DDB}			V
Input LOW Level	V _{IL}				0.3 × V _{DDB}	V
Output HIGH Level	V _{OH}	I _{OL} = 1mA	0.9 × V _{DDB}			V
Output LOW Level	V _{OL}	I _{OH} = -1mA			0.1 × V _{DDB}	V

Notes

1. Full Scale is relative to VDDA (FS = VDDA/3.3.). Input level to AUX is limited to a maximum of -3dB so that THD+N performance will not be reduced.
2. Signal-to-noise ratio (dB) - SNR is a measure of the difference in level between the full-scale output and the output with no signal applied. (No Auto-zero or Automute function is employed in achieving these results).
3. THD+N (dB) - THD+N are a ratio, of the rms values, of (Noise + Distortion)/Signal.
4. Hold Time is the length of time between a signal detected being too quiet and beginning to ramp up the gain. It does not apply to ramping down the gain when the signal is too loud, which happens without a delay.
5. Ramp-up and Ramp-Down times are defined as the time it takes to change the PGA gain by 6dB of its gain range.
6. All hold, ramp-up and ramp-down times scale proportionally with MCLK
7. The maximum output voltage can be limited by the speaker power supply. If MOUTBST or SPKBST is, set then VDDSPK should be 1.5xVDDA to prevent clipping taking place in the output stage (when PGA gains are set to 0dB).

11. FUNCTIONAL DESCRIPTION

The NAU8812 is a MONO Audio CODEC with very robust ADC and DAC. The device provides one single ended auxiliary input (AUX pin) and one differential microphone input (MIC- & MIC+ pins). The auxiliary input (AUX) can be configured to sum multiple signals into a single input. It has three different amplification paths with a total gain of up to +55.25dB. The differential input also has amplification paths similar to auxiliary input.

The device also has an internal configurable biasing circuit for biasing the microphone, which in turn reduces external components. The PGA output has programmable ADC gain. An advanced Sigma Delta DAC is used along with digital decimation and interpolation filters to give high quality audio at sample rates from 8 kHz to 48 kHz. The Digital Filter blocks include ADC high pass filters, and Notch filter. The device has two output mixers, one for MONO output and the other for the speaker output. It also has one input mixer.

The NAU8812 has two different types of serial control interface 2-Wire and SPI for device control. 2-Wire and SPI are hardware selectable through MODE pin on the device. The device also supports I²S, PCM time slotting, Left Justified and Right Justified for audio interface.

The device can operate as a master or slave device. It can operate with sample rates ranging from 8 kHz to 48 kHz, depending on the values of MCLK and its prescaler. The NAU8812 includes a PLL block, where it takes the external clock (MCLK pin) to generate other clocks for the audio data transfer such as Bit clock (BCLK), Frame sync (FS), and I²S clocks. The PLL can also configure a separate programmable clock for the use in the system through CSb/GPIO pin. The power control registers help save power by controlling the major individual functional blocks of the NAU8812.

11.1. INPUT PATH

The NAU8812 has two different types of microphone inputs single ended and differential. Figure 3 shows the different paths that the input signals can take.

All inputs are maintained at a DC bias at approximately half of the VDDA supply voltage. Connections to these inputs should be AC-coupled by means of DC blocking capacitors suitable for the device application.

11.1.1. The Single Ended Auxiliary Input (AUX)

The single ended auxiliary input (AUX) has three different paths to MONO output (MOUT).

- Directly connected to the MONO Mixer or Speaker Mixer to MOUT or SPKOUT+ and SPKOUT- respectively
- Connect through the PGA Boost Mixer which has a range of -12dB to +6dB
- Connect through both the input PGA Gain (range of -12dB to +35.25 dB) and PGA Boost Mixer (range of 0db or +20dB)

The last two paths above go through the ADC filters where the ALC loop controls the amplitude of the input signal. The device also has an internal configurable biasing circuit for biasing the microphone, reducing external components.

An internal inverting operational amplifier circuit allows the auxiliary input pin to connect multiple signals for mixing. This can be achieved by setting AUXM[3] address (0x2C) to LOW. The combination of the 20k ohm resistors can vary due to process variation in the gain stage. The block can also be configured to be used as a buffer by setting AUXM[3] address (0x2C) to HIGH. The internal inverting circuit block can be enable/disable by setting AUXEN[6] address (0x01).




Figure 4: Auxiliary Input Circuit Block Diagram with AUXM[3] = 0




Figure 5: Auxiliary Input Circuit Block Diagram with AUXM[3] = 1

11.1.2. The differential microphone input (MIC- & MIC+ pins)

The NAU8812 features a low-noise, high common mode rejection ratio (CMRR), differential microphone inputs (MIC- & MIC+ pins) which are connected to a PGA Gain stage. The differential input structure is essential in noisy digital systems where amplification of low-amplitude analog signals is necessary such as notebooks and PDAs. When properly employed, the differential input architecture offers an improved power-supply rejection ratio (PSRR) and higher ground noise immunity.




Figure 6: Input PGA Circuit Block Diagram

Bit(s)	Addr	Parameter	Programmable Range
PMICPGA[0]	0x2C	Positive Microphone to PGA	0 = Input PGA Positive terminal to VREF 1 = Input PGA Positive terminal to MICP
NMICPGA[1]	0x2C	Negative Microphone to PGA	0 = MICN not connected to input PGA 1 = MICN to input PGA Negative terminal.

Table 2: Register associated with Input PGA Contro

11.1.2.1. Positive Microphone Input (MIC+)

The positive microphone input (MIC+) can be used as part of the differential input. It connects to the positive terminal of the PGA gain amplifier by setting PMICPGA[0] address (0x2C) to HIGH or can be connected to VREF by setting PMICPGA[0] address (0x2C) to LOW.

When the associated control bit is set logic = 1, the MIC+ pin is connected to a resistor of approximately 1kΩ which is tied to VREF. The purpose of the tie to VREF is to reduce any pop or click sound by keeping the DC level of the MIC+ pin close to VREF at all times.

Note: In single ended applications where the MIC+ input is used without using MIC-, the PGA gain values will be valid only if the MIC- pin is terminated to a low impedance signal point. This termination should normally be an AC coupled path to signal ground. This input impedance is constant regardless of the gain value. The following table gives the nominal input impedance for this input. Impedance for specific gain values not listed in this table can be estimated through interpolation between listed values.

MIC+ to non-inverting PGA input Nominal Input Impedance	
Gain (dB)	Impedance (kΩ)
-12	94
-9	94
-6	94
-3	94
0	94
3	94
6	94
9	94
12	94
18	94
30	94
35.25	94

Table 3: Microphone Non-Inverting Input Impedances

MIC- to inverting PGA input Nominal Input Impedance	
Gain (dB)	Impedance (kΩ)
-12	75
-9	69
-6	63
-3	55
0	47
3	39
6	31
9	25
12	19
18	11
30	2.9
35.25	1.6

Table 4: Microphone Inverting Input Impedances

11.1.2.2. Negative Microphone Input (MIC-)

The negative microphone input (MIC-) has two distinctive configuration; differential input or single ended input. This input connects to the negative terminal of the PGA gain amplifier by setting NMICPGA[1] address (0x2C) to HIGH. When the MIC- is used as a single ended input, MIC+ should be conned to VREF by setting PMICPGA[0] address (0x2C) bit to LOW. The AUX input signal can also be mixed with the MIC- input signal by setting AUXPGA[2] address (0x2C) to HIGH.

When the associated control bit is set logic = 1, the MIC- pin is connected to a resistor of approximately 30kΩ which is tied to VREF. The purpose of the tie to VREF is to reduce any pop or click sound by keeping the DC level of the MIC- pin close to VREF at all times. It is important for a system designer to know that the MIC-input impedance varies as a function of the selected PGA gain. This is normal and expected for a difference amplifier type topology. The above table gives the nominal resistive impedance values for this input over the possible gain range. Impedance for specific gain values not listed in this table can be estimated through interpolation between listed values.

11.1.2.3. PGA Gain Control

The PGA amplification is common to all three input pins MIC-, MIC+, AUX, and enabled by PGAEN[2] address (0x02). It has a range of -12dB to +35.25dB in 0.75dB steps, controlled by PGAGAIN[5:0] address (0x2D). Input PGA gain will not be used when ALC is enabled using ALCEN[8] address (0x20).

Addr	Bit 8	Bit 7	Bit 6	Bit5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
0x2D	0	PGAZC	PGAMT	PGAGAIN[5:0]						0x010
0x20	ALCEN	0	0	ALCMXGAIN[2:0]			ALCMNGAIN[2:0]			0x038

Table 5: Registers associated with ALC and Input PGA Gain Control

11.1.3. PGA Boost Stage

The boost stage has three inputs connected to the PGA Boost Mixer. All three inputs can be individually connected or disconnected from the PGA Boost Mixer. The boost stage can be enabled by setting BSTEN[4] address (0x02) to HIGH. The following figure shows the PGA Boost stage.




Figure 7: Boost Stage Block Diagram

The signal from AUX stage can be amplified at the PGA Boost stage before connecting to the Boost Mixer by setting a binary value from “001” - “111” to AUXBSTGAIN[2:0] address (0x2F). The path is disconnected by setting “000” to the AUXBSTGAIN bits.

Signal from PGA stage to the PGA Boost Mixer is disconnected or muted by setting PGAMT[6] address (0x2D) to HIGH. In this path the PGA boost can be a fixed value of +20dB or 0dB, controlled by the PGABST[8] address (0x2F) bit.

The signal from MIC+ pin to the PGA Boost Mixer is disconnected by setting ‘000’ binary value to PMICBSTGAIN[6:4] address (0x2F) and any other combination connects the path.

Bit(s)	Addr	Parameter	Programmable Range
BSTEN[4]	0x02	Enable PGA Boost Block	0 = Boost stage OFF 1 = Boost stage ON
PGAMT[6]	0x2D	Mute control for input PGA	0=Input PGA not muted 1=Input PGA muted
AUXBSTGAIN[2:0]	0x2F	Boost AUX signal	Range: -12dB to +6dB @ 3dB increment
PMICBSTGAIN[6:4]	0x2F	Boost MIC+ signal	Range: -12dB to +6dB @ 3dB increment
PGABST[8]	0x2F	Boost PGA stage	0 = PGA output has +0dB 1 = PGA output has +20dB

Table 6: Registers associated with PGA Boost Stage Control

11.2. MICROPHONE BIASING




Figure 8: Microphone Bias Schematic

The MICBIAS pin is a low-noise microphone bias source for an external microphone, which can provide a maximum of 3mA of bias current. This DC bias voltage is suitable for powering either traditional ECM (electret) type microphones, or for MEMS types microphones with an independent power supply pin. Seven different bias voltages are available for optimum system performance, depending on the specific application. The microphone bias pin normally requires an external filtering capacitor as shown on the schematic in the Application section.

The output bias can be enabled by setting MICBIASEN[4] address (0x01) to HIGH. It has various voltage values selected by a combination of bits MICBIASM[4] address (0x3A) and MICBIASV[8:7] address (0x2C).

The low-noise feature results in greatly reduced noise in the external MICBIAS voltage by placing a resistor of approximately 200-ohms in series with the output pin. This creates a low pass filter in conjunction with the external microphone-bias filter capacitor, but without any additional external components.

Bit(s)	Addr	Parameter	Programmable Range
MICBIASEN[4]	0x01	Microphone bias enable	0 = Disable 1 = Enable
MICBIASM[4]	(0x3A)	Microphone bias mode selection	
MICBIASV[8:7]	(0x2C)	Microphone bias voltage selection	0 = Disable 1 = Enable

Table 7: Register associated with Microphone Bias

Below are the unloaded values when MICBIASM[4] is set to 1 and 0. When loaded, the series resistor will cause the voltage to drop, depending on the load current.

Microphone Bias Voltage Control			
MICBIASV[8:7]		MICBIASM[4] = 0	MICBIASM[4]= 1
0	0	0.9* VDDA	0.85* VDDA
0	1	0.65* VDDA	0.60* VDDA
1	0	0.75* VDDA	0.70* VDDA
1	1	0.50* VDDA	0.50* VDDA

Table 8: Microphone Bias Voltage Control

11.3. ADC DIGITAL FILTER BLOCK




Figure 9: ADC Digital Filter Path Block Diagram

The ADC digital filter block performs a 24-bit signal processing. The block consists of an oversampled analog sigma-delta modulator, digital decimator, digital filter, high pass filter, and a notch filter. The oversampled analog sigma-delta modulator provides a bit stream to the decimation stages and filter. The ADC coding scheme is in two's-complement format and the full-scale input level is proportional to VDDA. With a 3.3V supply voltage, the full-scale level is 1.0V_{RMS} and any voltage greater than full scale may overload the ADC and cause distortion. The ADC is enabled by setting ADCEN[0] address (0x02) bit. Polarity and oversampling rate of the ADC output signal can be changed by ADCPL[0] address (0x0E) and ADCOS[3] address (0x0E) respectively.

Bit(s)	Addr	Parameter	Programmable Range
ADCPL[0]	0x0E	ADC Polarity	0 = Normal 1 = Inverted
ADCOS[3]	0x0E	ADC Over Sample Rate	0=64x (Lowest power) 1=128x (best SNR at typical condition)
HPFEN[8]	0x0E	High Pass Filter Enable	0 = Disable 1 = Enable
HPFAM[7]	0x0E	Audio or Application Mode	0 = Audio (1 st order, fc ~ 3.7 Hz) 1 = Application (2 nd order, fc =HPF)
HPF[6:4]	0x0E	High Pass Filter frequencies	82 Hz to 612 Hz dependant on the sample rate
ADCEN[0]	0x02	Enable ADC	0 = Disable 1 = Enable
SMPLR[3:1]	0x07	Sample rate	8k Hz to 48 kHz

Table 9: Register associated with ADC