imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



2.5 V / 3.3 V Multilevel **Input to Differential** LVPECL/LVNECL **Clock or Data Receiver/ Driver/Translator Buffer**

Description

The NB6L16 is a high precision, low power ECL differential clock or data receiver/driver/translator buffer. The device is functionally equivalent to the EL16, EP16, LVEL16 and NBSG16 devices. With output transition times of 70 ps, it is ideally suited for high frequency, low power systems. The device is targeted for Backplane buffering, GbE clock/data distribution, Fibre Channel distribution and SONET clock/data distribution applications.

Input accept LVNECL (Negative ECL), LVPECL (Positive ECL), LVTTL, LVCMOS, CML, or LVDS. Outputs are 800 mV ECL signals.

The V_{BB} pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V_{BB} as a switching reference voltage. V_{BB} may also rebias AC coupled inputs. When used, decouple V_{BB} and V_{CC} via a 0.01 µF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V_{BB} should be left open.

Features

- Input Clock Frequency \geq 6 GHz
- Input Data Rate Frequency \geq 6 Gb/s
- Low 12 mA Typical Power Supply Current
- 70 ps Typical Rise/Fall Times
- 130 ps Input Propagation Delay
- On-Chip Reference for ECL Single-Ended Input V_{BB} Output
- PECL Mode Operating Range:

 $V_{CC} = 2.375 \text{ V}$ to 3.465 V with $V_{EE} = 0 \text{ V}$

• NECL Mode Operating Range:

 $V_{CC} = 0$ V with $V_{EE} = -2.375$ V to -3.465 V

- Open Input Default State
- LVDS, LVPECL, LVNECL, LVCMOS, LVTTL and CML Input Compatible
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant



ON Semiconductor®


www.onsemi.com



D SUFFIX CASE 751-07

TSSOP_8 DT SUFFIX





Α = Assembly Location

= Wafer Lot

Υ = Year

= Work Week W

= Pb-Free Package

(Note: Microdot may be in either location) *For additional marking information, refer to Application Note AND8002/D.

ORDERING INFORMATION

Device	Package	Shipping†
NB6L16DG	SOIC-8 NB (Pb-Free)	98 Units / Tube
NB6L16DR2G	SOIC-8 NB (Pb-Free)	2500 Tape & Reel
NB6L16DTG	TSSOP-8 (Pb-Free)	100 Units / Tube
NB6L16DTR2G	TSSOP–8 (Pb-Free)	2500 Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.




Figure 1. Pinout (Top View) and Logic Diagram

Table 1. PIN DESCRIPTION

Pin	Name	I/O	Default State	Description
1	NC	-	_	No Connect. The NC pin is electrically connected to the die and MUST be left open.
2	D	LVDS, CML, LVPECL, LVNECL, LVTTL, LVCMOS Input	LOW	Non-inverted differential clock/data input. Internal 75 $k\Omega$ to V_{CC} and 37.5 $k\Omega$ to $V_{EE}.$
3	D	LVDS, CML, LVPECL, LVNECL, LVTTL, LVCMOS Input	HIGH	Inverted differential clock/data input. Internal 37.5 k Ω to V_{CC} and 75 k Ω to $V_{EE}.$
4	V _{BB}	-	-	Internally generated ECL reference voltage supply.
5	V _{EE}	-	-	Negative power supply voltage.
6	Q	ECL Output		Inverted differential ECL output. Typically terminated with 50 Ω resistor to V_{CC} $-$ 2.0 V.
7	Q	ECL Output		Non-inverted differential ECL output. Typically terminated with 50 Ω resistor to V_{CC} - 2.0 V.
8	V _{CC}	-	-	Positive power supply voltage.

Table 2. ATTRIBUTES

Characteristics		Value				
Internal Input Default State Resistor	37.5 kΩ					
Internal Input Default State Resistor	75 kΩ					
ESD Protection Human Body Model Machine Model Charged Device Model	> 2 kV > 100 V > 1 kV					
Moisture Sensitivity, Indefinite Time Out of	Drypack (Note 1)	Pb-Free Pkg				
SOIC–8 NB TSSOP–8		Level 1 Level 3				
Flammability Rating 0	Dxygen Index: 28 to 34	UL 94 V-0 @ 1.125 in				
Transistor Count	167					
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test						

1. For additional information, see Application Note <u>AND8003/D</u>.

Table 3. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Un- its
V _{CC}	PECL Mode Power Supply	V _{EE} = 0 V		3.6	V
V_{EE}	NECL Mode Power Supply	V _{CC} = 0 V		-3.6	V
VI	PECL Mode Input Voltage NECL Mode Input Voltage	V _{EE} = 0 V V _{CC} = 0 V	$\begin{array}{l} V_{I} \leq V_{CC} \\ V_{I} \geq V_{EE} \end{array}$	3.6 _3.6	V
l _{out}	Output Current	Continuous Surge		25 50	mA
V _{INPP}	Differential Input Voltage $ D - \overline{D} $	$\begin{array}{l} V_{CC} - V_{EE} \geq 2.8 \ V \\ V_{CC} - V_{EE} < 2.8 \ V \end{array}$		2.8 V _{CC} – V _{EE}	V
I _{BB}	V _{BB} Sink/Source			±0.5	mA
T _A	Operating Temperature Range			-40 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
θ_{JA}	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	SOIC-8 NB SOIC-8 NB	190 130	°C/W
θ_{JC}	Thermal Resistance (Junction-to-Case)	Standard Board	SOIC-8 NB	41 to 44	°C/W
θ_{JA}	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	TSSOP-8 TSSOP-8	185 140	°C/W
θ_{JC}	Thermal Resistance (Junction-to-Case)	Standard Board	TSSOP-8	41 to 44	°C/W
T _{sol}	Wave Solder Standard Pb-Free	≤ 3 sec @ 248°C ≤ 3 sec @ 260°C		265 265	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

		-40°C		25°C			85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Negative Power Supply Current (Note 4)	10	12	18	10	12	18	10	12	18	mA
V _{OH}	Output HIGH Voltage (Note 5)	1350	1450	1550	1400	1500	1600	1450	1550	1650	mV
V _{OL}	Output LOW Voltage (Note 5)	565	725	870	630	765	920	690	825	970	mV

Table 4. DC CHARACTERISTICS, PECL (V_{CC} = 2.5 V, V_{EE} = 0 V (Note 3))

DIFFERENTIAL INPUT DRIVEN Single-Ended ((Figures 10, 12) (Note 7))

V _{th}	Input Threshold Reference Voltage Range (Notes 1, 6)	1125	V _{CC} -75	1125	V _{CC} -75	1125	V _{CC} -75	mV
V _{IH}	Single-Ended Input HIGH Voltage	V _{th} +75	V _{CC}	V _{th} +75	V _{CC}	V _{th} +75	V _{CC}	mV
V _{IL}	Single-Ended Input LOW Voltage	V_{EE}	V _{th} -75	V_{EE}	V _{th} -75	V_{EE}	V _{th} _75	mV

DIFFERENTIAL INPUTS DRIVEN DIFFERENTIALLY ((Figures 11, 13) (Note 8))

V _{IHD}	Differential Input HIGH Voltage	1200		V _{CC}	1200		V _{CC}	1200		V _{CC}	mV
V _{ILD}	Differential Input LOW Voltage	V _{EE}		V _{CC} -75	V _{EE}		V _{CC} -75	V _{EE}		V _{CC} -75	mV
V _{CMR}	Input Common Mode Range (Differential Cross-Point Voltage) (Note 2)	950		V _{CC} -38	950		V _{CC} -38	950		V _{CC} -38	mV
V _{ID}	Differential Input Voltage (V _{IHD} - V _{ILD})	75		2500	75		2500	75		2500	mV
IIH	Input HIGH Current D D		50 10	150 150		50 10	150 150		50 10	150 150	μΑ
IIL	Input LOW Current D D	-150 -150	-5 -30		-150 -150	-5 -30		-150 -150	-5 -30		μΑ

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

1. V_{th} is applied to the complementary input when operating in Single-Ended mode.

2. V_{CMR} minimum varies 1:1 with V_{EE} , V_{CMR} maximum varies 1:1 with V_{CC} . 3. Input and output parameters vary 1:1 with V_{CC} . V_{EE} can vary +0.125 V to -1.3 V.

4. All input and output pins left open.

5. All loading with 50 Ω to V_{CC} – 2.0 V.

6. Do not use VBB as a reference voltage for Single-Ended PECL signals when operating device at VCC - VEE < 3.0 V.

7. V_{th} , V_{IH} , and $\overline{V_{IL}}$ parameters must be complied with simultaneously.

8. VIHD, VILD, VID and VCMR parameters must be complied with simultaneously.

			-40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Negative Power Supply Current (Note 4)	10	12	18	10	12	18	10	12	18	mA
V _{OH}	Output HIGH Voltage (Note 5)	2150	2250	2350	2200	2300	2400	2250	2350	2450	mV
V _{OL}	Output LOW Voltage (Note 5)	1365	1525	1670	1430	1565	1720	1490	1625	1770	mV
DIFFERE	NTIAL INPUT DRIVEN Single-Ended ((Fig	ures 10, 1	2) (Note	e 6))							
V _{th}	Input Threshold Reference Voltage Range (Note 1)	1125		V _{CC} -75	1125		V _{CC} -75	1125		V _{CC} -75	mV
V _{IH}	Single-Ended Input HIGH Voltage	V _{th} +75		V _{CC}	V _{th} +75		V _{CC}	V _{th} +75		V _{CC}	mV
V _{IL}	Single-Ended Input LOW Voltage	V_{EE}		V _{th} -75	V_{EE}		V _{th} -75	V_{EE}		V _{th} -75	mV
V_{BB}	Output Voltage Reference	1880	1980	2070	1880	1980	2070	1880	1980	2070	mV
DIFFERE	NTIAL INPUTS DRIVEN DIFFERENTIALLY	((Figures	s 11, 13)	(Note 7))						
V _{IHD}	Differential Input HIGH Voltage	1200		V _{CC}	1200		V _{CC}	1200		V _{CC}	mV
V _{ILD}	Differential Input LOW Voltage	V _{EE}		V _{CC} -75	V_{EE}		V _{CC} -75	V_{EE}		V _{CC} -75	mV
V _{CMR}	Input Common Mode Range (Differential Cross-Point Voltage) (Note 2)	950		V _{CC} -38	950		V _{CC} -38	950		V _{CC} -38	mV
V_{ID}	Differential Input Voltage (V _{IHD} – V _{ILD})	75		2500	75		2500	75		2500	mV
IIH	Input HIGH Current D D		50 10	150 150		50 10	150 150		50 10	150 150	μΑ
I _{IL}	Input LOW Current D D	-150 -150	-5 -30		-150 -150	-5 -30		-150 -150	-5 -30		μA

Table 5. DC CHARACTERISTICS, PECL (V_{CC} = 3.3 V, V_{FF} = 0 V (Note 3))

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

1. V_{th} is applied to the complementary input when operating in Single-Ended mode.

2. V_{CMR} minimum varies 1:1 with V_{EE} , V_{CMR} maximum varies 1:1 with V_{CC} . 3. Input and output parameters vary 1:1 with V_{CC} . V_{EE} can vary +0.925 V to -0.5 V.

4. All input and output pins left open.

5. All loading with 50 Ω to V_{CC} – 2.0 V. 6. V_{th}, V_{IH}, and V_{IL} parameters must be complied with simultaneously.

7. V_{IHD} , V_{ILD} , V_{ID} and V_{CMR} parameters must be complied with simultaneously.

			–40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{EE}	Negative Power Supply Current (Note 5)	10	12	18	10	12	18	10	12	18	mA
V _{OH}	Output HIGH Voltage (Note 4)	-1150	-1050	-950	-1100	-1000	-900	-1050	-950	-850	mV
V _{OL}	Output LOW Voltage (Note 4)	-1935	-1775	-1630	-1870	-1735	-1580	-1810	-1675	-1530	mV
DIFFERE	NTIAL INPUT DRIVEN Single-Ended ((Figures 1	0, 12) (N	ote 6))							
V _{th}	Input Threshold Reference Voltage Range (Note 1)	V _{EE} +1125		V _{CC} -75	V _{EE} +1125		V _{CC} -75	V _{EE} +1125		V _{CC} -75	mV
V _{IH}	Single-Ended Input HIGH Voltage	V _{th} +75		V _{CC}	V _{th} +75		V _{CC}	V _{th} +75		V _{CC}	mV
V _{IL}	Single-Ended Input LOW Voltage	V_{EE}		V _{th} -75	V_{EE}		V _{th} -75	V_{EE}		V _{th} -75	mV
V_{BB}	Output Voltage Reference	-1420	-1320	-1230	-1420	-1320	-1230	-1420	-1320	-1230	mV
DIFFERE	NTIAL INPUTS DRIVEN DIFFERENTIAL	LLY ((Fig	ures 11,	13) (Note	7))						•
V _{IHD}	Differential Input HIGH Voltage	V _{EE} +1200		V _{CC}	V _{EE} +1200		V _{CC}	V _{EE} +1200		V _{CC}	mV
V _{ILD}	Differential Input LOW Voltage	V _{EE}		V _{CC} -75	V_{EE}		V _{CC} -75	V_{EE}		V _{CC} -75	mV
V _{CMR}	Input Common Mode Range (Differential Cross-Point Voltage) (Note 2)	V _{EE} +950		V _{CC} -38	V _{EE} +950		V _{CC} -38	V _{EE} +950		V _{CC} -38	mV
V_{ID}	Differential Input Voltage (V _{IHD} - V _{ILD})	75		2500	75		2500	75		2500	mV
Ι _{ΙΗ}	Input HIGH Current D D		50 10	150 150		50 10	150 150		50 10	150 150	μA
Ι _{ΙL}	Input LOW Current D D	-150 -150	-5 -30		-150 -150	-5 -30		-150 -150	-5 -30		μA

Table 6. DC CHARACTERISTICS, NECL (V_{CC} = 0 V, V_{EE} = -3.465 V to -2.375 V (Note 3))

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

1. V_{th} is applied to the complementary input when operating conditions and not valid 2. V_{CMR} minimum varies 1:1 with V_{EE} , V_{CMR} maximum varies 1:1 with V_{CC} . 3. Input and output parameters vary 1:1 with V_{CC} . 4. All loading with 50 Ω to V_{CC} – 2.0 V. 5. All input and output pins left open.

6. V_{th} , V_{IH} , and V_{IL} parameters must be complied with simultaneously. 7. V_{IHD} , V_{ILD} , V_{ID} and V_{CMR} parameters must be complied with simultaneously.

			–40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
V _{OUTPP}	Output Voltage Amplitude f _{in} < 3 GHz f _{in} < 6 Ghz (See Figures 2 & 3)	500 270	700 350		500 270	700 350		500 270	700 300		mV
f _{DATA}	Maximum Operating Data Rate	6									Gb/s
t _{PLH} , t _{PHL}	Propagation Delay to Output Differential @ 1 GHz	80	130	180	80	130	180	85	135	185	ps
t _{SKEW}	Duty Cycle Skew (Note 2) Device-to-Device Skew		3 30	25 60		3 30	25 60		3 30	25 60	ps
t _{JITTER}	RMS Random Clock Jitter f _{in} < 6 Ghz (Note 3) Peak-to-Peak Data Dependent JItter f _{in} < 6 Gb/s (Note 4)		0.2 2	1 12		0.2 2	1 12		0.2 2	1 12	ps
V _{INPP}	Input Voltage Swing / Sensitivity (Differential Configuration) (Note 5)	75	700	2500	75	700	2500	75	700	2500	mV
t _r t _f	Output Rise/Fall Times Q, \overline{Q} (20%–80%)	30	70	120	30	70	120	30	70	120	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.


1. Measured using a 800 mV source, 50% duty cycle clock source. All loading with 50 Ω to V_{CC}. Input edge rates 40 ps (20% – 80%).


See Figure 9 t_{skew} = |t_{PLH} - t_{PHL}| for a nominal 50% differential clock input waveform. Skew is measured between outputs under identical 2. transitions and conditions @ 1 GHz.

3. Additive RMS jitter with 50% duty cycle clock signal at 6 GHz.


4.


Additive Peak-to-Peak data dependent jitter with NRZ PRBS 2^{23} -1 data rate at 6 Gb/s. V_{INPP(max)} cannot exceed V_{CC} - V_{EE}. (Applicable only when V_{CC} - V_{EE} < 2500 mV). Input voltage swing is a single-ended measurement 5. operating in the differential mode.






versus Input Clock Frequency (f_{IN}) and Temperature at V_{CC} – V_{EE} = 2.5 V























Figure 14. Typical Termination for Output Driver and Device Evaluation (See Application Note <u>AND8020/D</u> – Termination of ECL Logic Devices)

Resource Reference of Application Notes

AN1405/D	-	ECL Clock Distribution Techniques
AN1406/D	-	Designing with PECL (ECL at +5.0 V)
AN1503/D	-	ECLinPS [™] I/O SPiCE Modeling Kit
AN1504/D	-	Metastability and the ECLinPS Family
AN1568/D	-	Interfacing Between LVDS and ECL
AN1672/D	-	The ECL Translator Guide
AND8001/D	-	Odd Number Counters Design
AND8002/D	-	Marking and Date Codes
AND8020/D	-	Termination of ECL Logic Devices
AND8066/D	-	Interfacing with ECLinPS
AND8090/D	-	AC Characteristics of ECL Devices

PACKAGE DIMENSIONS




- NOTES: 1. DIMENSIONING AND TOLERANCING PER
- DIMENSIONING AND TOLERANGING PER ANSI 714.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- DIMENSION D DOES NOT INCLUDE DAMBAR 5. DIMENSION DIDUES NOT INCLODE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07

STAN	DARD IS	751–07.		
	MILLIN	IETERS	INCHES	
	MIN	ΜΔΥ	MIN	ΜΔΥ

		IEIENS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.80	5.00	0.189	0.197	
в	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.053	0.069	
D	0.33	0.51	0.013	0.020	
G	1.27 BSC		0.050 BSC		
н	0.10	0.25	0.004	0.010	
J	0.19	0.25	0.007	0.010	
ĸ	0.40	1.27	0.016	0.050	
м	0 °	8 °	0 °	8 °	
Ν	0.25	0.50	0.010	0.020	
S	5.80	6.20	0.228	0.244	


SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

TSSOP-8 **DT SUFFIX** CASE 948R-02 **ISSUE A**



	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	2.90	3.10	0.114	0.122
В	2.90	3.10	0.114	0.122
С	0.80	1.10	0.031	0.043
D	0.05	0.15	0.002	0.006
F	0.40	0.70	0.016	0.028
G	0.65 BSC		0.026 BSC	
K	0.25	0.40	0.010	0.016
Ĺ	4.90 BSC		0.193 BSC	
Μ	0 °	6 °	0°	6 °

DIMENSIONING AND TOLERANCING PER ANSI

CONTROLLING DIMENSION: MILLIMETER.

DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED

INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT

EXCEED 0.25 (0.010) PER SIDE. 5. TERMINAL NUMBERS ARE SHOWN FOR

0.15 (0.006) PER SIDE. 4. DIMENSION B DOES NOT INCLUDE

REFERENCE ONLY. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

DIMENSIO Y14.5M, 1982.

2.

5

6.

ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries

ON Semiconductor and mare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or used of any product or circuit, and specifically disclaims any and all liability, including without limitation pecial, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative