

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







2.5V / 3.3V 1:8 LVPECL Fanout Buffer

Multi-Level Inputs w/ Internal Termination

Description

The NB7L1008 is a high performance differential 1:8 Clock/Data fanout buffer. The NB7L1008 produces eight identical output copies of Clock or Data operating up to 7 GHz or 12 Gb/s, respectively. As such, the NB7L1008 is ideal for SONET, GigE, Fiber Channel, Backplane and other Clock/Data distribution applications. The differential inputs incorporate internal 50 Ω termination resistors that are accessed through the VT pin. This feature allows the NB7L1008 to accept various logic standards, such as LVPECL, CML, LVDS logic levels. The V_{REFAC} reference output can be used to rebias capacitor—coupled differential or single—ended input signals. The 1:8 fanout design was optimized for low output skew applications. The NB7L1008 is a member of the GigaComm $^{\text{TM}}$ family of high performance clock products.

Features

- Typical Maximum Input Data Rate > 12 Gb/s Typical
- Data Dependent Jitter < 15 ps
- Maximum Input Clock Frequency > 7 GHz Typical
- Random Clock Jitter < 0.8 ps RMS
- Low Skew 1:8 LVPECL Outputs, < 20 ps max
- Multi-Level Inputs, accepts LVPECL, CML, LVDS
- 160 ps Typical Propagation Delay
- 50 ps Typical Rise and Fall Times
- Differential LVPECL Outputs, 750 mV Peak-to-Peak, Typical
- Operating Range: $V_{CC} = 2.375 \text{ V}$ to 3.6 V, GND = 0 V
- Internal Input Termination Resistors, 50 Ω
- V_{REFAC} Reference Output
- QFN-32 Package, 5 mm x 5 mm
- -40°C to +85°C Ambient Operating Temperature
- These are Pb-Free and Halide-Free Devices



ON Semiconductor®

http://onsemi.com



QFN32 MN SUFFIX CASE 488AM MARKING ₃₂DIAGRAM


NB7L 1008 AWLYYWW•

A = Assembly Location WL = Wafer Lot

YY = Year WW = Work Week = Pb-Free Package

(Note: Microdot may be in either location)

SIMPLIFIED LOGIC DIAGRAM



ORDERING INFORMATION

See detailed ordering and shipping information on page 9 of this data sheet.




Figure 1. 32-Lead QFN Pinout (Top View)

Table 1. PIN DESCRIPTION

Pin	Name	I/O	Description
3, 6	IN, TN	LVPECL, CML, LVDS Input	Non-inverted / Inverted Differential Clock/Data Input. Note 1
4	VT		Internal 50 Ω Termination Pin for IN and $\overline{\mbox{IN}}$
2, 7 17,24	GND		Negative Supply Voltage, Note 2
1, 8, 9, 16, 18, 23, 25, 32	V _{CC}		Positive Supply Voltage, Note 2
31, 30, 29, 28, 27, 26, 22, 21, 20, 19, 15, 14, 13, 12, 11, 10	$\begin{array}{c} \underline{Q0}, \overline{Q0}, \underline{Q1}, \\ \overline{Q1}, \underline{Q2}, \overline{Q2}, \\ \underline{Q3}, \overline{Q3}, \underline{Q4}, \\ \overline{Q4}, \underline{Q5}, \overline{Q5}, \\ \underline{Q6}, \overline{Q6}, \underline{Q7}, \overline{Q7} \end{array}$	LVPECL	Non-inverted / Inverted Differential Output.
5	VREFAC		Output Voltage Reference for Capacitor-Coupled Inputs, only
-	EP	-	The Exposed Pad (EP) on the QFN-32 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat-sinking conduit. The pad is electrically connected to GND and is recommended to be electrically connected to GND on the PC board.

^{1.} In the differential configuration when the input termination pin (V_T) is connected to a common termination voltage or left open, and if no signal is applied on IN/IN, then the device will be susceptible to self–oscillation.

^{2.} All V_{CC} and GND pins must be externally connected to the same power supply voltage to guarantee proper device operation.

Table 2. ATTRIBUTES

Charac	Value		
ESD Protection Human Body Model Machine Model		> 2 kV > 200 V	
Moisture Sensitivity (Note 3) Inc	Level 1		
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	
Transistor Count	263		
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test			

^{3.} For additional information, refer to Application Note AND8003/D.

Table 3. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V _{CC}	Positive Power Supply	GND = 0 V		4.0	V
V _{IN}	Input Voltage	GND = 0 V		–0.5 to V _{CC}	V
V _{INPP}	Differential Input Voltage IN − IN			1.89	V
I _{IN}	Input Current Through R_T (50 Ω Resistor)			±40	mA
l _{out}	Output Current	Continuous Surge		34 40	mA
I _{VFREFAC}	V _{REFAC} Sink/Source Current			±1.5	mA
T _A	Operating Temperature Range			-40 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
$\theta_{\sf JA}$	Thermal Resistance (Junction-to-Ambient) (Note 4) TGSD 51-6 (2S2P Multilayer Test Board) with Filled Thermal Vias	500 lfpm	QFN-32	27	°C/W
$\theta_{\sf JC}$	Thermal Resistance (Junction-to-Case)	Standard Board	QFN-32	12	°C/W
T _{sol}	Wave Solder Pb-Free			265	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

4. JEDEC standard multilayer board – 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 4. DC CHARACTERISTICS - LVPECL OUTPUT V_{CC} = 2.375 V to 3.6 V; GND = 0V TA = -40°C to 85°C (Note 6)

Symbol	Characteristic	Min	Тур	Max	Unit
POWER	SUPPLY CURRENT				
I _{CC}	Power Supply Current, Inputs and Outputs Open		165	215	mA
LVPECL	OUTPUTS (Note 5, Figure 11)				
V _{OH}	Output HIGH Voltage $ \begin{array}{c} V_{CC} = 3.3V \\ V_{CC} = 2.5V \end{array} $	V _{CC} – 1025 2275 1475		V _{CC} – 775 2525 1725	mV
V _{OL}	Output LOW Voltage $ \begin{array}{c} V_{CC} = 3.3V \\ V_{CC} = 2.5V \end{array} $	V _{CC} – 2000 1300 500		V _{CC} - 1500 1800 1000	mV
DIFFERE	ENTIAL INPUTS DRIVEN SINGLE-ENDED (Notes 7 and 8) (Figure	res 7 and 9)			
V_{IH}	Single-Ended Input HIGH Voltage	V _{th} + 100		V _{CC}	mV
V_{IL}	Single-Ended Input LOW Voltage	GND		V _{th} – 100	mV
V _{th}	Input Threshold Reference Voltage Range	1100		V _{CC} – 100	mV
V _{ISE}	Single-Ended Input Voltage (V _{IH} - V _{IL})	200		1200	mV
V _{REFAC}					
V _{REFAC}	Output Reference Voltage @ 100 μ A for Capacitor – Coupled Inputs, Only $\begin{array}{c} V_{CC}=3.3 \ V\\ V_{CC}=2.5 \ V \end{array}$	V _{CC} – 1150 V _{CC} – 1150	V _{CC} - 1050 V _{CC} - 1050	V _{CC} – 950 V _{CC} – 950	mV
DIFFERE	ENTIAL INPUTS DRIVEN DIFFERENTIALLY (IN, IN) (Note 9) (Fig	jures 5 and 8)			
V_{IHD}	Differential Input HIGH Voltage	1100		V _{CC}	mV
V_{ILD}	Differential Input LOW Voltage	GND		V _{IHD} – 100	mV
V_{ID}	Differential Input Voltage (V _{IHD} - V _{ILD})	100		1200	mV
I _{IH}	Input HIGH Current	-150	40	+150	μΑ
I _{IL}	Input LOW Current	-150	0	+150	μΑ
TERMIN	ATION RESISTORS		1	<u> </u>	
R _{TIN}	Internal Input Termination Resistor	45	50	55	Ω

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 5. LVPECL outputs loaded with 50 Ω to Vcc 2 V for proper operation.

- Input and output parameters vary 1:1 with V_{CC}.
 V_{th}, V_{IH}, V_{IL}, and V_{ISE} parameters must be complied with simultaneously.
 V_{th} is applied to the complementary input when operating in single-ended mode.
 V_{IHD}, V_{ILD}, V_{ID} and V_{CMR} parameters must be complied with simultaneously.

Table 5. AC CHARACTERISTICS $V_{CC} = 2.375 \text{ V}$ to 3.6 V; GND = 0V TA = -40°C to 85°C (Note 10)

Symbol	Characteristic	Min	Тур	Max	Unit
f _{DATA}	Maximum Operating Input Data Rate (Note 17)	10	12		Gb/s
f _{INCLK}	Maximum Input Clock Frequency, V _{OUTPP} ≥ 400 mV (Note 17)	5	7		GHz
V _{OUTPP}	Output Voltage Amplitude (see Figures 2 and 6, Notes 11, 17) $f_{in} \leq 5 \text{ GHz}$	400			mV
V _{CMR}	Input Common Mode Range (Differential Configuration, Note 12, Figure 10)			V _{CC} – 50	mV
t _{PLH} , t _{PHL}	Propagation Delay to Output Differential, IN/IN to Qn/Qn	100	160	220	ps
t _{PLH} TC	Propagation Delay Temperature Coefficient –40°C to +85°C		25		fs/°C
t _{DC}	Output Clock Duty Cycle f _{in} ≤ 5 GHz	45	49/51	55	%
t _{SKEW}	Within Device Skew (Note 13) Device to Device Skew (Note 14)			20 100	ps
T _{jitter}	Clock Jitter RMS, 1000 Cycles (Note 17) f _{in} ≤ 6 GHz Data Dependent Jitter (DDJ) (Note 17) ≤ 10 Gb/s		0.2 3	0.8 15	ps
T _{jitter} (additive)	622 MHz @ Integration Range of 12 kHz to 20 MHz		0.025		ps
V _{INPP}	Input Voltage Swing (Differential Configuration) (Note 16) (Figure 6)	100		1200	mV
t _r , t _f	Output Rise/Fall Times (20% – 80%) Qn, Qn	20	50	80	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 10. All outputs must be loaded with external 50 Ω to V_{CC} 2 V.
- 11. Output voltage swing is a single-ended measurement operating in differential mode.
- 12. VIHD_{MIN} ≥ 1100 mV.
- 13. Within device skew compares coincident edges.
- 14. Device to device skew is measured between outputs under identical transition
- 15. Additive CLOCK jitter with 50% duty cycle clock signal input.
- 16. Input voltage swing is a single-ended measurement operating in differential mode.
- 17. V_{CC} of 2.5–3.3, input = 800 mv_{p-p}




Figure 2. Typical V_{OUT P-P} vs. Frequency at 25°C




Figure 3. Input Structure





Figure 4. Additive Phase Jitter RMS from 12 kHz to 20 MHz @ 622 MHz, Typical 0.025 ps







Figure 5. Differential Inputs Driven Differentially

Figure 6. AC Reference Measurement






Figure 7. Differential Input Driven Single-Ended

Figure 8. Differential Inputs Driven Differentially




Figure 9. V_{th} Diagram




Figure 10. V_{CMR} Diagram




Figure 11. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8173/D)




Figure 12. LVPECL Interface

Figure 13. LVDS Interface




Figure 14. Standard 50 Ω Load CML Interface

Figure 15. Capacitor–Coupled
Differential Interface
(V_T Connected to V_{REFAC})

 $^*V_{REFAC}$ bypassed to ground with a 0.01 μF capacitor




Figure 16. Capacitor–Coupled Single–Ended Interface (V_T Connected to V_{REFAC})




Figure 17. Tape and Reel Pin 1 Quadrant Orientation


ORDERING INFORMATION

Device	Package	Shipping
NB7L1008MNG	QFN32 (Pb-Free/Halide-Free)	74 Units / Rail
NB7L1008MNTXG	QFN32 (Pb–Free/Halide–Free)	1000 / Tape & Reel (Pin 1 Orientation in Quadrant B, Figure 17)

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

QFN32 5x5, 0.5P CASE 488AM **ISSUE A**



0.10 M C A B

0.05 M C NOTE 3

NOTES:


- 1. DIMENSIONS AND TOLERANCING PER

PAD AS WELL AS THE TERMINALS.

DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994.
CONTROLLING DIMENSION: MILLIMETERS. DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30MM FROM THE TERMINAL TIP. COPLANARITY APPLIES TO THE EXPOSED

	MILLIMETERS			
DIM	MIN	MAX		
Α	0.80	1.00		
A1		0.05		
A3	0.20 REF			
b	0.18	0.30		
D	5.00 BSC			
D2	2.95	3.25		
E	5.00 BSC			
E2	2.95	3.25		
е	0.50 BSC			
K	0.20			
L	0.30	0.50		
L1		0.15		

RECOMMENDED SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GigaComm is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ila a a a a a a a a a

<u>....#</u>.....

BOTTOM VIEW

e

e/2

ON Semiconductor and in are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent–Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center

Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative