

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







2.5V/3.3V SiGe 1:2 Differential Clock Driver with RSECL* Outputs

*Reduced Swing ECL

Description

The NBSG11 is a 1-to-2 differential fanout buffer, optimized for low skew and Ultra-Low JITTER.

Inputs incorporate internal 50 Ω termination resistors and accept Negative ECL (NECL), Positive ECL (PECL), CML, LVCMOS, LVTTL, or LVDS. Outputs are Reduced Swing ECL (RSECL), 400 mV. All outputs loaded with 50 Ω to V_{CC} – 2 V.

Features

- Maximum Input Clock Frequency up to 12 GHz Typical
- Maximum Input Data Rate up to 12 Gb/s Typical
- 30 ps Typical Rise and Fall Times
- 125 ps Typical Propagation Delay
- RSPECL Output with Operating Range: V_{CC} = 2.375 V to 3.465 V with V_{EE} = 0 V
- RSNECL Output with RSNECL or NECL Inputs with Operating Range: V_{CC} = 0 V with V_{EE} = −2.375 V to −3.465 V
- RSECL Output Level (400 mV Peak-to-Peak Output), Differential Output Only
- 50 Ω Internal Input Termination Resistors
- Compatible with Existing 2.5 V/3.3 V LVEP, EP, and LVEL Devices
- These are Pb-Free Devices



ON Semiconductor®

http://onsemi.com

MARKING DIAGRAM*



QFN16 MN SUFFIX CASE 485G



A = Assembly Location

L = Wafer Lot Y = Year

W = Work Week

= Pb-Free Package

(Note: Microdot may be in either location)

*For additional marking information, refer to Application Note AND8002/D.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.




Figure 1. QFN16 Pinout (Top View)

Table 1. PIN DESCRIPTION

Pin	Name	I/O	Description
1	VTCLK	-	Internal 50 Ω Termination Pin. See Table 2.
2	CLK	ECL, CML, LVCMOS, LVDS, LVTTL Input	Inverted Differential Input. Internal 75 k Ω to V_{EE} and 36.5 k Ω to $V_{CC}.$
3	CLK	ECL, CML, LVCMOS, LVDS, LVTTL Input	Noninverted Differential Input. Internal 75 k Ω to V _{EE} .
4	VTCLK	-	Internal 50 Ω Termination Pin. See Table 2.
5,16	V _{EE}	-	Negative Supply Voltage
6,7,14,15	NC	-	No Connect
8,13	V _{CC}	-	Positive Supply Voltage
9	Q1	RSECL Output	Inverted Differential Output 1. Typically Terminated with 50 Ω to $V_{TT} = V_{CC} - 2.0 \text{ V}$.
10	Q1	RSECL Output	Noninverted Differential Output 1. Typically Terminated with 50 Ω to V _{TT} = V _{CC} $-$ 2.0 V.
11	Q0	RSECL Output	Inverted Differential output 0. Typically Terminated with 50 Ω to V _{TT} = V _{CC} $-$ 2.0 V.
12	Q0	RSECL Output	Noninverted Differential Output 0. Typically Terminated with 50 Ω to V _{TT} = V _{CC} $-$ 2.0 V.
-	EP	-	The Exposed Pad (EP) on the QFN $-$ 16 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat–sinking conduit. The pad is not electrically connected to the die but may be electrically and thermally connected to V _{EE} on the PC board.

^{1.} All V_{CC} and V_{EE} pins must be externally connected to Power Supply to guarantee proper operation. The thermally exposed pad on package bottom (see case drawing) must be attached to a heat–sinking conduit.

^{2.} In the differential configuration when the input termination pins (VTCLK, VTCLK) are connected to a common termination voltage, and if no signal is applied then the device will be susceptible to self–oscillation.




Figure 2. Logic Diagram

Table 2. INTERFACING OPTIONS

INTERFACING OPTIONS	CONNECTIONS
GML	Connect VTCLK and VTCLK to V _{CC}
LVDS	Connect VTCLK and VTCLK together
AC-COUPLED	Bias VTCLK and VTCLK Inputs within (VIHCMR) Common Mode Range
RSECL, PECL, NECL	Standard ECL Termination Techniques
LVTTL, LVCMOS	An external voltage should be be applied to the unused complementary differential input. Nominal voltage is 1.5 V for LVTTL and V _{CC} /2 for LVCMOS inputs.

Table 3. ATTRIBUTES

Characteristic	Value						
Internal Input Pulldown Resistor (CLK, 0	75 kΩ						
Internal Input Pullup Resistor (CLK)	36.5 kΩ						
ESD Protection	Human Body Model Machine Model	> 2 kV > 100 V					
Moisture Sensitivity (Note 3)	Pb-Free	Level 1					
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in					
Transistor Count	125						
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test							

3. For additional information, see Application Note AND8003/D.

Table 4. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V _{CC}	Positive Power Supply	V _{EE} = 0 V		3.6	V
V _{EE}	Negative Power Supply	V _{CC} = 0 V		-3.6	V
V _I	Positive Input Negative Input	V _{EE} = 0 V V _{CC} = 0 V	$\begin{aligned} &V_I \leq V_{CC} \\ &V_I \geq V_{EE} \end{aligned}$	3.6 -3.6	V V
V _{INPP}	Differential Input Voltage $ D - \overline{D} $	$\begin{array}{ccc} V_{CC} - V_{EE} \geq & 2.8 \ V \\ V_{CC} - V_{EE} < & 2.8 \ V \end{array}$		2.8 V _{CC} – V _{EE}	V V
l _{out}	Output Current	Continuous Surge		25 50	mA mA
T _A	Operating Temperature Range			-40 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
θ_{JA}	Thermal Resistance (Junction–to–Ambient) (Note 4)	0 lfpm 500 lfpm		41.6 35.2	°C/W
$\theta_{\sf JC}$	Thermal Resistance (Junction-to-Case)	2S2P (Note 4)		4.0	°C/W
T _{sol}	Wave Solder Pb-Free			265	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

4. JEDEC standard multilayer board – 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 5. DC CHARACTERISTICS, INPUT WITH RSPECL OUTPUT V_{CC} = 2.5 V; V_{EE} = 0 V (Note 5)

			-40°C		25°C						
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
POWER SUPPLY CURRENT											
I _{EE}	Negative Power Supply Current	45	60	75	45	60	75	45	60	75	mA
RSPECL	OUTPUTS (Note 6)										
V _{OH}	Output HIGH Voltage	1450	1530	1575	1525	1565	1600	1550	1590	1625	mV
V _{OUTPP}	Output Voltage Amplitude	350	410	525	350	410	525	350	410	525	mV
DIFFERE	NTIAL CLOCK INPUTS DRIVEN SING	LE-END	ED (Figu	res 4 & 6	S) (Note	7)	-	-	-		-
V _{IH}	Input HIGH Voltage	1200		V_{CC}	1200		V _{CC}	1200		V _{CC}	mV
V _{IL}	Input LOW Voltage	0		V _{IH} – 150	0		V _{IH} – 150	0		V _{IH} – 150	mV
V _{th}	Input Threshold Reference Voltage Range (Note 8)	950		V _{CC} -75	950		V _{CC} -75	950		V _{CC} -75	mV
V _{ISE}	Single-Ended Input Voltage (V _{IH} - V _{IL})	150		2600	150		2600	150		260	mV
DIFFERE	NTIAL INPUTS DRIVEN DIFFERENTIA	ALLY (Fig	ures 5 &	7) (Note	9)				•	•	-
V _{IHD}	Differential Input HIGH Voltage	1200		V_{CC}	1200		V_{CC}	1200		V _{CC}	mV
V _{ILD}	Differential Input LOW Voltage	0		V _{CC} – 75	0		V _{CC} – 75	0		V _{CC} – 75	mV
V _{ID}	Differential Input Voltage (V _{IHD} – V _{ILD})	75		2600	75		2600	75		2600	mV
V _{IHCMR}	Input HIGH Voltage Common Mode Range (Note 10) (Figure 8)	1200		2500	1200		2500	1200		2500	mV
I _{IH}	Input HIGH Current (@V _{IH})		80	150		80	150		80	150	μΑ
I _{IL}	Input LOW Current (@V _{IL})		25	100		25	100		25	100	μΑ
TERMINA	ATION RESISTORS										
R _{TIN}	Internal Input Termination Resistor	45	50	55	45	50	55	45	50	55	Ω

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 5. Input and output parameters vary 1:1 with V_{CC} .

- Input and output parameters vary 1.1 with V_{CC}.
 All loading with 50 Ω to V_{CC} 2 V.
 Vth, V_{IH}, V_{IL}, and V_{ISE} parameters must be complied with simultaneously.
 Vth is applied to the complementary input when operating in single–ended mode. V_{th} = (V_{IH} V_{IL}) / 2.
 V_{IHD}, V_{ILD}, V_{ID} and V_{IHCMR} parameters must be complied with simultaneously.
- 10. V_{IHCMR} min varies 1:1 with V_{EE}, V_{IHCMR} max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

Table 6. DC CHARACTERISTICS, INPUT WITH RSPECL OUTPUT V_{CC} = 3.3 V; V_{EE} = 0 V (Note 11)

			-40°C			25°C		85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	
POWER	SUPPLY CURRENT	-										
I _{EE}	Negative Power Supply Current	45	60	75	45	60	75	45	60	75	mA	
RSPECL	OUTPUTS (Note 12)											
V_{OH}	Output HIGH Voltage	2250	2330	2375	2325	2365	2400	2350	2390	2425	mV	
V _{OUTPP}	Output Voltage Amplitude	350	410	525	350	410	525	350	410	525	mV	
DIFFERE	NTIAL CLOCK INPUTS DRIVEN SING	LE-END	ED (Figu	res 4 & 6	6) (Note	13)	-	-	-	-		
V_{IH}	Input HIGH Voltage	1200		V_{CC}	1200		V_{CC}	1200		V _{CC}	mV	
V _{IL}	Input LOW Voltage	0		V _{IH} – 150	0		V _{IH} – 150	0		V _{IH} – 150	mV	
V _{th}	Input Threshold Reference Voltage Range (Note 14)	950		V _{CC} -75	950		V _{CC} -75	950		V _{CC} -75	mV	
V _{ISE}	Single-Ended Input Voltage (V _{IH} - V _{IL})	150		2600	150		2600	150		260	mV	
DIFFERE	NTIAL INPUTS DRIVEN DIFFERENTIA	ALLY (Fig	ures 5 &	7) (Note	15)							
V_{IHD}	Differential Input HIGH Voltage	1200		V_{CC}	1200		V _{CC}	1200		V _{CC}	mV	
V_{ILD}	Differential Input LOW Voltage	0		V _{CC} – 75	0		V _{CC} – 75	0		V _{CC} – 75	mV	
V_{ID}	Differential Input Voltage (V _{IHD} – V _{ILD})	75		2600	75		2600	75		2600	mV	
V _{IHCMR}	Input HIGH Voltage Common Mode Range (Note 16) (Figure 8)	1200		3300	1200		3300	1200		3300	mV	
I _{IH}	Input HIGH Current (@V _{IH})		80	150		80	150		80	150	μΑ	
I _{IL}	Input LOW Current (@V _{IL})		25	100		25	100		25	100	μΑ	
TERMINA	ATION RESISTORS											
R _{TIN}	Internal Input Termination Resistor	45	50	55	45	50	55	45	50	55	Ω	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 Ifpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 11. Input and output parameters vary 1:1 with V_{CC}.

- 11. Input and output parameters vary 1.1 with V_{CC} .

 12. All loading with 50 Ω to V_{CC} 2 V_{CC} .

 13. Vth, V_{IH} , V_{IL} , and V_{ISE} parameters must be complied with simultaneously.

 14. Vth is applied to the complementary input when operating in single–ended mode. $V_{th} = (V_{IH} V_{IL}) / 2$.

 15. V_{IHD} , V_{ILD} , V_{ID} and V_{IHCMR} parameters must be complied with simultaneously.
- 16. V_{IHCMR} min varies 1:1 with V_{EE}, V_{IHCMR} max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

Table 7. DC CHARACTERISTICS, NECL or RSNECL INPUT WITH NECL OUTPUT V_{CC} = 0 V; V_{EE} = -3.465 V to -2.375 V (Note 17)

			-40°C		25°C			85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	
POWER	POWER SUPPLY CURRENT											
I _{EE}	Negative Power Supply Current	45	60	75	45	60	75	45	60	75	mA	
RSPECL	OUTPUTS (Note 18)											
V_{OH}	Output HIGH Voltage	-1050	-970	-925	-975	-935	-900	-950	-910	-875	mV	
V _{OUTPP}	Output Voltage Amplitude	350	410	525	350	410	525	350	410	525	mV	
DIFFERE	NTIAL CLOCK INPUTS DRIVEN SING	LE-ENDI	ED (Figu	res 4 & 6	6) (Note	19)						
V _{IH}	Input HIGH Voltage	V _{EE} + 1200		V _{CC}	V _{EE} + 1200		V _{CC}	V _{EE} + 1200		V _{CC}	mV	
V _{IL}	Input LOW Voltage	V _{EE}		V _{IH} – 150	V _{EE}		V _{IH} – 150	V _{EE}		V _{IH} – 150	mV	
V _{th}	Input Threshold Reference Voltage Range (Note 20)	V _{EE} + 950		V _{CC} -75	V _{EE} + 950		V _{CC} -75	V _{EE} + 950		V _{CC} -75	mV	
V _{ISE}	Single-Ended Input Voltage (V _{IH} - V _{IL})	150		2600	150		2600	150		260	mV	
DIFFERE	NTIAL INPUTS DRIVEN DIFFERENTIA	ALLY (Fig	ures 5 &	7) (Note	21)							
V _{IHD}	Differential Input HIGH Voltage	V _{EE} + 1200		V _{CC}	V _{EE} + 1200		V _{CC}	V _{EE} + 1200		V _{CC}	mV	
V _{ILD}	Differential Input LOW Voltage	V _{EE}		V _{CC} – 75	V _{EE}		V _{CC} – 75	V _{EE}		V _{CC} – 75	mV	
V _{ID}	Differential Input Voltage (V _{IHD} – V _{ILD})	75		2600	75		2600	75		2600	mV	
V _{IHCMR}	Input HIGH Voltage Common Mode Range (Note 22) (Figure 8)	V _{EE} + 1200		0	V _{EE} + 1200		0	V _{EE} + 1200		0	mV	
I _{IH}	Input HIGH Current (@V _{IH})		80	150		80	150		80	150	μΑ	
I _{IL}	Input LOW Current (@V _{IL})		25	100		25	100		25	100	μΑ	
TERMINA	ATION RESISTORS										·	
R _{TIN}	Internal Input Termination Resistor	45	50	55	45	50	55	45	50	55	Ω	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 17. Input and output parameters vary 1:1 with V_{CC}.
- 18. All loading with 50 Ω to V_{CC} 2 V.
- 19. Vth, V_{IH}, V_{IL}, and V_{ISE} parameters must be complied with simultaneously. 20. Vth is applied to the complementary input when operating in single–ended mode. $V_{th} = (V_{IH} V_{IL}) / 2$. 21. V_{IHD} , V_{ILD} , V_{ID} and V_{IHCMR} parameters must be complied with simultaneously.
- 22. V_{IHCMR} min varies 1:1 with V_{EE}, V_{IHCMR} max varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

Table 8. AC CHARACTERISTICS $V_{CC} = 0 \text{ V}$; $V_{EE} = -3.465 \text{ V}$ to -2.375 V or $V_{CC} = 2.375 \text{ V}$ to 3.465 V; $V_{EE} = 0 \text{ V}$

			–40°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f _{max}	Maximum Input Clock Frequency (See Figure 3. F _{max} /JITTER) (Note 23)	10.5	12		10.5	12		10.5	12		GHz
t _{PLH} , t _{PHL}	Propagation Delay to Output Differential	90	125	160	90	125	160	90	125	160	ps
t _{SKEW}	Duty Cycle Skew (Note 24) Within–Device Skew (Note 25) Device–to–Device Skew (Note 26)		3 6 25	15 15 50		3 6 25	15 15 50		3 6 25	15 15 50	ps
^t JITTER	RMS Random Clock Jitter f _{in} < 10 GHz Peak-to-Peak Data Dependent Jitter f _{in} < 10 Gb/s		0.2 10.7	1		0.2 10.7	1		0.2 10.7	1	ps
V _{INPP}	Input Voltage Swing/Sensitivity (Differential Configuration) (Note 27)	75		2600	75		2600	75		2600	mV
t _r	Output Rise/Fall Times Q, Q (20% – 80%) @ 1 GHz	15	30	55	20	30	55	20	30	55	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 24. See Figure 9. $t_{SKEW} = |t_{PLH} t_{PHL}|$ for a nominal 50% Differential Clock Input Waveform. 25. Within–Device skew is defined as identical transitions on similar paths through a device.
- 26. Device-to-device skew for identical transitions at identical V_{CC} levels.
- 27. V_{INPP} (MAX) cannot exceed $V_{\text{CC}} V_{\text{EE}}$.




Figure 3. Output Amplitude (V_{OUTPP}) vs. Input Frequency (F_{IN}) at Ambient Temperature (Typical)

^{23.} Measured using a 500 mV source, 50% duty cycle clock source. All loading with 50 Ω to V_{CC} – 2.0 V for QFN package. For minimum f_{max} value of 10.5 GHz, output amplitude is approximately 200 mV (as shown in Figure 3, where output P-P spec is shown as a minimum/guarantee of around 150 mV). Input edge rates 40 ps (20% - 80%).




Figure 4. Differential Input Driven Single-Ended




Figure 5. Differential Inputs Driven Differentially




Figure 6. V_{th} Diagram




Figure 7. Differential Inputs Driven Differentially




Figure 8. V_{IHCMR} Diagram




Figure 9. AC Reference Measurement





Figure 10. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D – Termination of ECL Logic Devices.)

ORDERING INFORMATION

Device	Package	Shipping [†]
NBSG11MNG	QFN16 (Pb-Free / Halide-Free)	123 Units / Tube
NBSG11MNR2G	QFN16 (Pb-Free / Halide-Free)	3000 / Tape & Reel
NBSG11MNHTBG	QFN16 (Pb-Free / Halide-Free)	100 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and in are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative