## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

# 4-Differential Channel 1:2 Mux/Demux Switch for PCI Express Gen3 

The NCN3411 is a 4-Channel differential SPDT switch designed to route PCI Express Gen3 signals. When used in a PCI Express application, the switch can handle up to two PCIe lanes. Due to the ultra-low ON -state capacitance ( 2 pF typ) and resistance ( $7.5 \Omega \mathrm{typ}$ ), these switches are ideal for switching high frequency data signals up to a signal bit rate of 8 Gbps . This switch pinout is designed to be used in BTX form factor desktop PCs and is available in a space-saving 3.5 x $9 \times 0.75 \mathrm{~mm}$ WQFN42 package.

## Features

- $\mathrm{V}_{\mathrm{DD}}$ Power Supply from 1.5 V to 2.0 V
- 4 Differential Channels 2:1 MUX/DEMUX
- Compatible with PCIe 3.0
- Data Rate: Supports 8 Gbps
- Low Crosstalk -30 dB @ 4 GHz
- Low Bit-to-Bit Skew: 5 ps
- Low $\mathrm{R}_{\mathrm{ON}}$ Resistance: $13 \Omega$ max
- Low CON Capacitance: 2 pF
- Low Supply Current: $200 \mu \mathrm{~A}$
- Off Isolation: -20 dB @ 4 GHz
- Space Saving Small WQFN-42 Package
- This is a $\mathrm{Pb}-$ Free Device

Typical Applications

- Notebook Computer
- Desktop computer
- Server/Storage Area Network


Figure 1. Application Schematic

ON Semiconductor ${ }^{\circledR}$

## http://onsemi.com

MARKING
DIAGRAM


NCN3411 AWLYYWWG

WQFN42
CASE 510AP

| XXXXX | $=$ Specific Device Code |
| :--- | :--- |
| A | $=$ Assembly Location |
| WL | $=$ Wafer Lot |
| YY | $=$ Year |
| WW | $=$ Work Week |
| G | $=$ Pb-Free Package |

## ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :---: | :---: | :---: |
| NCN3411MTTWG | WQFN42 <br> (Pb-Free) | $2000 /$ Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

NCN3411


Figure 2. NCN3411 Functional Block Diagram (Top View)

## TRUTH TABLE

| Function | SEL |
| :---: | :---: |
| $A_{N}$ to $B_{N}$ | $L$ |
| $A_{N}$ to $C_{N}$ | $H$ |



Figure 3. Pin Description (Top View)

NCN3411

PIN FUNCTION AND DESCRIPTION

| Pin | Pin Name | Description |
| :---: | :---: | :---: |
| $\begin{aligned} & 2 \\ & 3 \end{aligned}$ | $\begin{aligned} & \mathrm{AO}+ \\ & \mathrm{AO}- \end{aligned}$ | Signal I/0, Channel 0, Port A |
| $\begin{aligned} & 6 \\ & 7 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{A} 1+ \\ & \mathrm{A} 1- \end{aligned}$ | Signal I/0, Channel 1, Port A |
| $\begin{aligned} & 11 \\ & 12 \end{aligned}$ | $\begin{aligned} & \text { A2+ } \\ & \text { A2- } \end{aligned}$ | Signal I/0, Channel 2, Port A |
| $\begin{aligned} & 15 \\ & 16 \end{aligned}$ | $\begin{aligned} & \mathrm{A} 3+ \\ & \mathrm{A} 3- \end{aligned}$ | Signal I/0, Channel 3, Port A |
| $\begin{aligned} & 38 \\ & 37 \end{aligned}$ | $\begin{aligned} & \mathrm{BO+} \\ & \mathrm{BO} \end{aligned}$ | Signal I/0, Channel 0, Port B |
| $\begin{aligned} & 36 \\ & 35 \end{aligned}$ | $\begin{aligned} & \mathrm{B} 1+ \\ & \mathrm{B} 1- \end{aligned}$ | Signal I/0, Channel 1, Port B |
| $\begin{aligned} & 29 \\ & 28 \end{aligned}$ | $\begin{aligned} & \text { B2+ } \\ & \text { B2- } \end{aligned}$ | Signal I/0, Channel 2, Port B |
| $\begin{aligned} & 27 \\ & 26 \end{aligned}$ | $\begin{aligned} & \text { B3+ } \\ & \text { B3- } \end{aligned}$ | Signal I/0, Channel 3, Port B |
| $\begin{aligned} & 34 \\ & 33 \end{aligned}$ | $\begin{aligned} & \mathrm{CO}+ \\ & \mathrm{CO}- \end{aligned}$ | Signal I/0, Channel 0, Port C |
| $\begin{aligned} & 32 \\ & 31 \end{aligned}$ | $\begin{aligned} & \mathrm{C} 1+ \\ & \mathrm{C} 1- \end{aligned}$ | Signal I/0, Channel 1, Port C |
| $\begin{aligned} & 25 \\ & 24 \end{aligned}$ | $\begin{aligned} & \mathrm{C} 2+ \\ & \mathrm{C} 2- \end{aligned}$ | Signal I/0, Channel 2, Port C |
| $\begin{aligned} & 23 \\ & 22 \end{aligned}$ | $\begin{aligned} & \mathrm{C} 3+ \\ & \mathrm{C} 3- \end{aligned}$ | Signal I/0, Channel 3, Port C |
| 9 | SEL | Operational Mode Select (When SEL $=0: \mathrm{A} \rightarrow \mathrm{B}$, When SEL = 1: A $\rightarrow$ C) |
| $\begin{gathered} 5,8,13,18,20,30 \\ 40,42 \end{gathered}$ | VDD | DC Supply: 1.5 V to 2.0 V |
| $\begin{gathered} 1,4,10,14,17,19 \\ 21,39,41 \end{gathered}$ | GND | Power Ground |
| Exposed Pad | - | The exposed pad on the backside of package is internally connected to GND. Externally the pad should also be user-connected to GND. |

MAXIMUM RATINGS

| Parameter | Symbol | Rating | Units |
| :--- | :---: | :---: | :---: |
| Power Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | -0.5 to 2.5 | $\mathrm{~V}_{\mathrm{DC}}$ |
| Input/Output Voltage Range of the Switch $\left(\mathrm{A}_{\mathrm{N}}, \mathrm{B}_{\mathrm{N}}, \mathrm{C}_{\mathrm{N}}\right)$ | $\mathrm{V}_{\text {IS }}$ | -0.5 to $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DC}}$ |
| Selection Pin Voltages | $\mathrm{V}_{\mathrm{SEL}}$ | -0.5 to $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DC}}$ |
| Continuous Current Through One Switch | $\mathrm{I}_{\mathrm{cc}}$ | $\pm 120$ | mA |
| Maximum Junction Temperature (Note 1) | $\mathrm{T}_{\mathrm{J}}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| Operating Ambient Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\mathrm{stg}}$ | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Thermal Resistance, Junction-to-Air | $\mathrm{R}_{\theta \mathrm{JA}}$ | 75 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Latch-up Current (Note 2) | $\mathrm{I}_{\mathrm{LU}}$ | $\pm 100$ | mA |
| Human Body Model (HBM) ESD Rating (Note 3) | ESD HBM | 7000 | V |
| Machine Model (MM) ESD Rating (Note 3) | ESD MM | 400 | V |
| Moisture Sensitivity (Note 4) | MSL | Level 1 | - |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Power dissipation must be considered to ensure maximum junction temperature ( $\mathrm{T}_{\mathrm{J}}$ ) is not exceeded.
2. Latch up Current Maximum Rating: $\pm 100 \mathrm{~mA}$ per JEDEC standard: JESD78.
3. This device series contains ESD protection and passes the following tests:

Human Body Model (HBM) $\pm 7.0 \mathrm{kV}$ per JEDEC standard: JESD22-A114 for all pins.
Machine Model (MM) $\pm 400$ V per JEDEC standard: JESD22-A115 for all pins.
4. Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J-STD-020A.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE ( $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}$ to $2.0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$ )

| Symbol | Pins | Parameters | Conditions (Note 5) | Min. | Typ <br> (Note 6) | Max. | Units |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

POWER SUPPLY

| $V_{D D}$ | $V_{D D}, G N D$ | Supply Voltage Range | With respect to $G N D$ | 1.5 | 1.8 | 2.0 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}, G N D$ | Quiescent Supply Current | $\mathrm{V}_{\mathrm{DD}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{SEL}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{DD}}$ |  | 200 | 300 | $\mu \mathrm{~A}$ |

DATA SWITCH PERFORMANCE

| $\mathrm{V}_{\text {IS }}$ | $\mathrm{A}_{\mathrm{N}}, \mathrm{B}_{\mathrm{N}}, \mathrm{C}_{\mathrm{N}}$ | Data Input/Output Voltage Range |  | 0 |  | 1.2 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ron | $\mathrm{B}_{\mathrm{N}}$ | On Resistance ( $\mathrm{B}_{\mathrm{N}}$ ) | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IS}}=0 \mathrm{~V} \text { to } 1.2 \mathrm{~V}, \\ \mathrm{I}_{I S}=15 \mathrm{~mA} \end{gathered}$ |  | 7.5 | 13 | $\Omega$ |
| RoN | $\mathrm{C}_{\mathrm{N}}$ | On Resistance ( $\mathrm{C}_{\mathrm{N}}$ ) | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IS}}=0 \mathrm{~V} \text { to } 1.2 \mathrm{~V}, \\ \mathrm{I}_{\mathrm{IS}}=15 \mathrm{~mA} \end{gathered}$ |  | 8.0 | 13 | $\Omega$ |
| $\mathrm{R}_{\text {ON(flat) }}$ | $\mathrm{B}_{\mathrm{N}}$ | On Resistance Flatness | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {IS }}=0 \mathrm{~V} \text { to } 1.2 \mathrm{~V}, \\ \mathrm{I}_{\mathrm{IS}}=15 \mathrm{~mA}(\text { Note } 7) \end{gathered}$ |  | 0.1 | 1.24 | $\Omega$ |
| Ron(flat) | $\mathrm{C}_{\mathrm{N}}$ | On Resistance Flatness | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {IS }}=0 \mathrm{~V} \text { to } 1.2 \mathrm{~V}, \\ \mathrm{I}_{\mathrm{IS}}=15 \mathrm{~mA}(\text { Note } 7) \end{gathered}$ |  | 0.1 | 1.24 | $\Omega$ |
| $\Delta \mathrm{R}_{\text {ON }}$ | $\mathrm{B}_{\mathrm{N}}$ | On Resistance Matching ( $\mathrm{B}_{\mathrm{N}}$ ) | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}, \mathrm{~V}_{\text {IS }}=0 \mathrm{~V}, \\ \mathrm{I}_{\mathrm{IS}}=15 \mathrm{~mA}(\text { Note } 7) \end{gathered}$ |  |  | 0.35 | $\Omega$ |
| $\Delta \mathrm{R}_{\text {ON }}$ | $\mathrm{C}_{\mathrm{N}}$ | On Resistance Matching $\left(\mathrm{C}_{\mathrm{N}}\right)$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IS}}=0 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{IS}}=15 \mathrm{~mA}(\text { Note } 7) \end{aligned}$ |  |  | 0.35 | $\Omega$ |
| $\mathrm{Con}^{\text {N }}$ | $A_{N}$ to $B_{N}$, <br> $A_{N}$ to $C_{N}$ | On Capacitance | $\mathrm{f}=1 \mathrm{MHz}$, Switch On, Open Output |  | 2.0 |  | pF |
| $\mathrm{C}_{\text {OFF }}$ | $A_{N}$ to $B_{N}$, <br> $A_{N}$ to $\mathrm{C}_{\mathrm{N}}$ | Off Capacitance | $\mathrm{f}=1 \mathrm{MHz}$, Switch Off |  | 1.5 |  | pF |
| IoN | $A_{N}$ to $B_{N}$, <br> $A_{N}$ to $C_{N}$ | On Leakage Current | $\mathrm{V}_{\mathrm{DD}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{AN}}=0 \mathrm{~V}, 1.2 \mathrm{~V}$, Switch On to $B_{N} / C_{N}, B_{N} / C_{N}$ pins are unconnected | -1 |  | +1 | $\mu \mathrm{A}$ |
| loff | $A_{N}$ to $B_{N}$, <br> $A_{N}$ to $C_{N}$ | Off Leakage Current | $\mathrm{V}_{\mathrm{DD}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{AN}}=0 \mathrm{~V}, 1.2 \mathrm{~V}$, Switch Off to $\mathrm{B}_{\mathrm{N}} / \mathrm{C}_{\mathrm{N}}, \mathrm{V}_{\mathrm{BN}} / \mathrm{V}_{\mathrm{CN}}=1.2 \mathrm{~V}, 0 \mathrm{~V}$ | -1 |  | +1 | $\mu \mathrm{A}$ |

LOGIC INPUT CHARACTERISTICS (SEL Pin)

| $\mathrm{V}_{\mathrm{IH}}$ | SEL | Input HIGH Voltage | (Note 7) | $\begin{aligned} & 0.65 x \\ & V_{D D} \end{aligned}$ |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | SEL | Input LOW Voltage | (Note 7) | 0 |  | $\begin{aligned} & 0.35 x \\ & V_{D D} \end{aligned}$ | V |
| $\mathrm{V}_{\mathrm{IK}}$ | SEL | Clamp Diode Voltage | $\mathrm{V}_{\mathrm{DD}}=\mathrm{Max}, \mathrm{I}_{\text {SEL }}=-18 \mathrm{~mA}$ |  | -0.7 | -1.2 | V |
| $\mathrm{IIH}^{\text {H }}$ | SEL | Input HIGH Current | $V_{\text {DD }}=\mathrm{Max}, \mathrm{V}_{\text {SEL }}=\mathrm{V}_{\mathrm{DD}}$ |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| IIL | SEL | Input LOW Current | $\mathrm{V}_{\mathrm{DD}}=\mathrm{Max}, \mathrm{V}_{\text {SEL }}=\mathrm{GND}$ |  |  | $\pm 5$ | $\mu \mathrm{A}$ |

SWITCHING CHARACTERISTICS

| $\mathrm{t}_{\text {SELON }}$ | $\begin{gathered} \hline \text { SEL, }^{2}, A_{N}, \\ B_{N} / C_{N} \end{gathered}$ | Line Enable Time | $\begin{gathered} \text { SEL to } A_{N}, B_{N}, C_{N} \\ R_{L}=50 \Omega, C_{L}=20 \mathrm{pF} \end{gathered}$ | 8.0 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {Seloff }}$ | $\begin{aligned} & \text { SEL, } A_{N}, \\ & B_{N} / C_{N} \end{aligned}$ | Line Disable Time | SEL to $A_{N}, B_{N}, C_{N}$ $R_{L}=50 \Omega, C_{L}=20 \mathrm{pF}$ | 5.0 | ns |
| $\mathrm{t}_{\mathrm{b}-\mathrm{b}}$ | $\mathrm{A}_{\mathrm{N}}, \mathrm{B}_{\mathrm{N}} / \mathrm{C}_{\mathrm{N}}$ | Bit-to-bit skew | Within the same differential pair | 5.0 | ps |
| $\mathrm{t}_{\text {ch-ch }}$ | $A_{N}, B_{N}$ | Channel-to channel skew | Maximum skew between all channels | 50 | ps |

5. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
6. Typical values are at $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ambient and maximum loading.
7. Guaranteed by design and/or characterization.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE $\left(T_{A}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}$ to $2.0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$ )

| Symbol | Pins | Parameters | Conditions (Note 5) | Min. | Typ <br> (Note 6) | Max. | Units |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

DYNAMIC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

| BR | $A_{N}$ to $B_{N}$, <br> $A_{N}$ to $C_{N}$ | Signal Bit Rate |  | 8.0 | Gbps |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{D}_{\mathrm{IL}}$ | $A_{N}$ to $B_{N}$, <br> $A_{N}$ to $C_{N}$ | Differential Insertion Loss | $\mathrm{f}=4 \mathrm{GHz}$ | -2.0 | dB |
|  |  |  | $\mathrm{f}=100 \mathrm{MHz}$ | -0.7 | dB |
| $\mathrm{D}_{\text {CTK }}$ | $\mathrm{A}_{\mathrm{N}}, \mathrm{B}_{\mathrm{N}}, \mathrm{C}_{\mathrm{N}}$ | Differential Crosstalk | $\mathrm{f}=4 \mathrm{GHz}$ | -30 | dB |
|  |  |  | $\mathrm{f}=100 \mathrm{MHz}$ | -58 | dB |
| DIso | $\mathrm{A}_{\mathrm{N}}$ to $\mathrm{B}_{\mathrm{N}}$, <br> $A_{N}$ to $C_{N}$ | Differential Off Isolation | $\mathrm{f}=4 \mathrm{GHz}$ | -20 | dB |
|  |  |  | $\mathrm{f}=100 \mathrm{MHz}$ | -58 | dB |
| DRL | $A_{N}$ to $B_{N}$, <br> $\mathrm{A}_{\mathrm{N}}$ to $\mathrm{C}_{\mathrm{N}}$ | Differential Return Loss | $\mathrm{f}=4 \mathrm{GHz}$ | -9.0 | dB |
|  |  |  | $\mathrm{f}=100 \mathrm{MHz}$ | -22 | dB |

5. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
6. Typical values are at $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ambient and maximum loading.
7. Guaranteed by design and/or characterization.

## TYPICAL OPERATING CHARACTERISTICS



Figure 4. Reference PCle 3.0 Eye Diagram without Switch at 8 Gbps, $800 \mathrm{mV}_{\mathrm{pp}}$ Differential Swing


Figure 5. PCle 3.0 Eye Diagram through NCN3411 at 8 Gbps, 800 mV ${ }_{\text {pp }}$ Differential Swing

## TYPICAL OPERATING CHARACTERISTICS



Figure 6. Differential Insertion Loss


Figure 8. Differential Off Isolation


Figure 7. Differential Crosstalk


Figure 9. Differential Return Loss


Figure 10. $\mathbf{R}_{\text {ON }}$ vs. $V_{\text {IS }}$

# PARAMETER MEASUREMENT INFORMATION 

VNA Source Balanced Port 1


Figure 11. Differential Insertion Loss ( $\mathrm{S}_{\mathrm{DD} 21}$ ) and Differential Return Loss ( $\mathrm{S}_{\mathrm{DD11}}$ )


Figure 13. Differential Crosstalk ( $\mathrm{S}_{\mathrm{DD} 21}$ )



Figure 12. Differential Off Isolation ( $\mathrm{S}_{\mathrm{DD} 21}$ )


Figure 14. Bit-to-Bit and Channel-to-Channel Skew

Figure 15. $\mathrm{t}_{\mathrm{ON}}$ and $\mathrm{t}_{\mathrm{OFF}}$


Figure 16. Off State Leakage


Figure 17. On State Leakage

## PACKAGE DIMENSIONS

## WQFN42 3.5x9, 0.5P

CASE 510AP-01
ISSUE O


ON Semiconductor and (OiN) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support: Phone: 421337902910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

