## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## NCP1075A/B, NCP1076A/B, NCP1077A/B, NCP1079A/B

## Enhanced Off-line Switcher for Robust and Highly Efficient Power Supplies

The NCP107xu products integrate a fixed frequency current mode controller with a 700 V MOSFET. Available in a two different pin-out of the very common PDIP-7 package, the NCP107xu offers a high level of integration, including soft-start, frequency-jittering, short-circuit protection, skip-cycle, a maximum peak current set-point, ramp compensation, and a dynamic self-supply (DSS, eliminating the need for an auxiliary winding).

Unlike other monolithic solutions, the NCP107xu is quiet by nature: during nominal load operation, the part switches at one of the available frequencies ( 65 or 100 kHz ). When the output power demand diminishes, the IC automatically enters frequency foldback mode and provides excellent efficiency at light loads. When the power demand reduces further, it enters into a skip mode to reduce the standby consumption down to a no load condition.

Protection features include: a timer to detect an overload or a short-circuit event, Over-voltage Protection with auto-recovery. Ac input line voltage detection prevents lethal runaway in low input voltage conditions (Brown-out) as well as too high an input line (Ac line Over-voltage Protection). This also allows an Over-power Protection to compensate all internal delays in high input voltage conditions and optimize the maximum output current capability.

For improved standby performance, the connection of an auxiliary winding stops the DSS operation and helps to reduce input power consumption below 50 mW at high line.

## Features

- Built-in 700 V MOSFET with $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of $13.5 \Omega$ (NCP1075u), $4.8 \Omega$ (NCP1076u/77u) and $2.9 \Omega$ (NCP1079u)
- Large Creepage Distance Between High Voltage Pins
- Current-mode Fixed Frequency Operation 65 / 100 kHz
- Various Options for Maximum Peak Current: see below table
- Fixed Slope Compensation
- Skip-cycle Operation at Low Peak Currents Only
- Dynamic Self-supply: No Need for an Auxiliary Winding
- Internal 10 ms Soft-start
- Auto-recovery Output Short-circuit Protection with Timer-based Detection
- Auto-recovery Over-voltage Protection with Auxiliary Winding Operation

ON Semiconductor ${ }^{\circledR}$
www.onsemi.com


## MARKING DIAGRAMS

 CASE 626AS

= Power Version (5, 6, 7, 9)
= Power Version (5, 6, 7, 9)
u = Pin Connections (A, B)
u = Pin Connections (A, B)
z = Internal Options (upon demand)
z = Internal Options (upon demand)
y = Oscillator Frequency 65,100 (A, B)
y = Oscillator Frequency 65,100 (A, B)
A = Assembly Location
A = Assembly Location
WL = Wafer Lot
WL = Wafer Lot
Y, YY = Year
Y, YY = Year
W, WW = Work Week
W, WW = Work Week
G = Pb-Free Package
G = Pb-Free Package

## ORDERING INFORMATION

See detailed ordering and shipping information on page 30 of this data sheet.

- Adjustable Brown-out Protection and OVP
- $2^{\text {nd }}$ Leading Edge Blanking - Current Protection
- Over Power Protection
- Frequency Jittering for Better EMI Signature
- No Load Input Consumption < 50 mW
- Frequency Foldback to Improve Efficiency at Light Load
- These are $\mathrm{Pb}-$ free Devices


## Typical Applications

- Auxiliary / Standby Isolated Power Supplies
- Major Home Appliances Power Supplies
- Power Meter SMPS
- Wide Input Industrial SMPS

PIN CONNECTIONS


## PIN FUNCTION DESCRIPTION

| Pin No |  | Pin Name | Function | Pin Description |
| :---: | :---: | :---: | :---: | :---: |
| PDIP 7 v1 | PDIP 7 v2 |  |  |  |
| 1 | 2 | VCC | IC supply pin | This pin is connected to an external capacitor. The $\mathrm{V}_{\mathrm{CC}}$ management includes an auto-recovery over-voltage protection. |
| 2 | 8 | BO/AC_OVP | Brown-out / Ac Line Over-voltage protection | Detects both input voltage conditions (Brownout) and too high an input voltage (Ac line OVP). Do not leave this pin floating - if this pin is not used it should be directly connected do GND. |
| 3 | 5 | GND | The IC Ground |  |
| 4 | 1 | FB | Feedback signal input | By connecting an opto-coupler to this pin, the peak current set-point is adjusted accordingly to the output power demand. |
| 5 | 4 | DRAIN | Drain connection | The internal drain MOSFET connection |
| 6 | 3 | NC |  | This un-connected pin ensures adequate creepage distance |
| 7 | 6 | GND | The IC Ground |  |
| 8 | 7 | GND | The IC Ground |  |

## PRODUCTS INFOS \& INDICATIVE MAXIMUM OUTPUT POWER

|  |  |  | $\mathbf{2 3 0}$ Vrms $\pm \mathbf{1 5 \%}$ |  | $\mathbf{8 5 - 2 6 5}$ Vrms |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Product | $\mathbf{R}_{\mathrm{DS}(\mathbf{O N})}$ | $\mathrm{I}_{\text {PK }}$ | Adapter | Open Frame | Adapter | Open Frame |
| NCP1075u | $13.5 \Omega$ | 400 mA | 8.5 W | 14 W | 6 W | 10 W |
| NCP1076u / NCP1077u | $4.8 \Omega$ | 800 mA | 19 W | 31 W | 14 W | 23 W |
| NCP1079u | $2.9 \Omega$ | 1050 mA | 25 W | 41 W | 18 W | 30 W |

NOTE: Informative values only, with $\mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C}, \mathrm{T}_{\text {case }}=100^{\circ} \mathrm{C}$, PDIP-7 package, Self-supply via Auxiliary winding and circuit mounted on minimum copper area as recommended.

QUICK SELECTION TABLE

| Device | Frequency $[\mathbf{k H z}]$ | $\mathbf{R}_{\mathbf{D S}(\mathbf{O N})}[\Omega]$ | $\mathbf{I P K}_{\mathbf{P K}}[\mathrm{mA}]$ | Package type |
| :---: | :---: | :---: | :---: | :---: |
| NCP1075u | 65,100 | 13.5 | 400 | PDIP-7 <br> (Pb-Free) |
| NCP1076u | 65,100 | 4.8 | 650 |  |
| NCP1077u | 65,100 | 4.8 | 1050 |  |
| NCP1079u | 65,100 | 2.9 |  |  |



Figure 1. Typical Isolated Application (Flyback Converter), Enable Brown-out, Ac Line OVP and OPP Functions


Figure 2. Typical Isolated Application (Flyback Converter), Disabled Brown-out Function Against Line Detection


Figure 3. Simplified Internal Circuit Architecture

MAXIMUM RATINGS TABLE (All voltages related to GND terminal)

| Rating |  | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Power supply voltage, VCC pin, continuous voltage |  | $\mathrm{V}_{\mathrm{CC}}$ | -0.3 to 20 | V |
| Voltage on all pins, except DRAIN and VCC pin |  | Vinmax | -0.3 to 10 | V |
| DRAIN voltage |  | $B V_{\text {DSS }}$ | -0.3 to 700 | V |
| Maximum Current into VCC pin |  | $I_{C C}$ | 15 | mA |
| Drain Current Peak during Transformer Saturation $\left(T_{J}=150^{\circ} \mathrm{C}\right)$ : <br> NCP1075u <br> NCP1076u/77u <br> NCP1079u <br> Drain Current Peak during Transformer Saturation $\left(T_{J}=25^{\circ} \mathrm{C}\right)$ : <br> NCP1075u <br> NCP1076u/77u <br> NCP1079u |  | IDS(PK) | $\begin{aligned} & 0.9 \\ & 2.2 \\ & 3.6 \\ & \\ & 1.5 \\ & 3.9 \\ & 6.4 \end{aligned}$ | A |
| Thermal Resistance Junction-to-Air - PDIP7 | 0.36 Sq. Inch | $\mathrm{R}_{\theta \mathrm{J}-\mathrm{A}}$ | 77 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | 1.0 Sq. Inch |  | 68 |  |
| Maximum Junction Temperature |  | TJMAX | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range |  |  | -60 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Human Body Model ESD Capability (All pins except HV pin) per JEDEC JESD22-A114F |  | HBM | 2 | kV |
| Human Body Model ESD Capability (Drain pin) per JEDEC JESD22-A114F |  | HBM | 1 | kV |
| Charged-Device Model ESD Capability per JEDEC JESD22-C101E |  | CDM | 1 | kV |
| Machine Model ESD Capability per JEDEC JESD22-A115-A |  | MM | 200 | V |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. This device contains latch-up protection and exceeds 100 mA per JEDEC Standard JESD78.
2. Maximum drain current $\mathrm{I}_{\mathrm{DS}(\mathrm{PK})}$ is obtained when the transformer saturates. It should not be mixed with short pulses that can be seen at turn on. Figure 4 below provides spike limits the device can tolerate.


Figure 4. Spike Limits

ELECTRICAL CHARACTERISTICS
(For typical values $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$, for min $/ \mathrm{max}$ values $\mathrm{T}_{J}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$ unless otherwise noted)

| Symbol | Rating | Pin | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY SECTION AND VCC MANAGEMENT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{CC}(\mathrm{ON})}$ | $\mathrm{V}_{\text {CC }}$ increasing level at which the switcher starts operation | 1 (2) | 8.0 | 8.4 | 8.9 | V |
| $\mathrm{V}_{\text {CC(MIN }}$ | $\mathrm{V}_{\text {CC }}$ decreasing level at which the HV current source restarts | 1 (2) | 6.5 | 6.9 | 7.3 | V |
| $\mathrm{V}_{\text {CC(OFF }}$ | $\mathrm{V}_{\mathrm{CC}}$ decreasing level at which the switcher stops operation (UVLO) | 1 (2) | 6.1 | 6.5 | 6.9 | V |
| $\mathrm{V}_{\mathrm{CC} \text { (reset) }}$ | $\mathrm{V}_{\text {CC }}$ voltage at which the internal latch is reset (Guaranteed by design) | 1 (2) |  | 4 |  | V |
| $\mathrm{I}_{\mathrm{CC} 1}$ | ```Internal IC consumption, MOSFET switching (fsw = 65 kHz) NCP1075u NCP1076u/77u NCP1079u``` | 1 (2) | - | $\begin{aligned} & 1.10 \\ & 1.26 \\ & 1.40 \end{aligned}$ | - | mA |
| ICC(skip) | Internal IC consumption, $\mathrm{V}_{\mathrm{FB}}$ is 0 V (No switching on MOSFET) | 1 (2) | - | 400 | - | $\mu \mathrm{A}$ |

## POWER SWITCH CIRCUIT

| $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ | ```Power Switch Circuit on-state resistance (IDRAIN \(=50 \mathrm{~mA})\) NCP1075u \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\) \(\mathrm{T}_{\mathrm{J}}=125^{\circ} \mathrm{C}\) NCP1076u/77u \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\) \(\mathrm{T}_{\mathrm{J}}=125^{\circ} \mathrm{C}\) NCP1079u \(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\) \(\mathrm{T}_{\mathrm{J}}=125^{\circ} \mathrm{C}\)``` | 5 (4) |  | $\begin{aligned} & 13.5 \\ & 26.0 \\ & 4.8 \\ & 9.3 \\ & 2.9 \\ & 5.3 \end{aligned}$ | $\begin{gathered} 16.8 \\ 31.6 \\ \\ 6.8 \\ 11.6 \\ \\ 3.9 \\ 7.5 \end{gathered}$ | $\Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $B V_{\text {DSS }}$ | Power Switch Circuit \& Start-up breakdown voltage $\left(\operatorname{ldRAIN}(\right.$ OFF $\left.)=120 \mu \mathrm{~A}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\right)$ | 5 (4) | 700 | - | - | V |
| $\mathrm{I}_{\text {DSS(OFF) }}$ | Power Switch \& Start-up breakdown voltage off-state leakage current $\mathrm{T}_{\mathrm{J}}=125^{\circ} \mathrm{C}\left(\mathrm{V}_{\mathrm{DS}}=700 \mathrm{~V}\right)$ | 5 (4) | - | 85 | - | $\mu \mathrm{A}$ |
| $\begin{aligned} & t_{R} \\ & t_{F} \end{aligned}$ | ```Switching characteristics ( }\mp@subsup{R}{L}{}=50\Omega,\mp@subsup{V}{DS}{}\mathrm{ set for I IRAIN = 0.7 x llim} Turn-on time (90% - 10%) Turn-off time (10% - 90%)``` | 5 (4) | - |  |  | ns |

INTERNAL START-UP CURRENT SOURCE

| $\mathrm{I}_{\text {start1 }}$ | High-voltage current source, $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}(\mathrm{ON})}-200 \mathrm{mV}$ | $5(4)$ | 4.0 | 9.0 | 12.0 | mA |
| :---: | :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{I}_{\text {start2 }}$ | High-voltage current source, $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ | $5(4)$ | - | 0.5 | - | mA |
| $\mathrm{V}_{\mathrm{HV}(\mathrm{MIN})}$ | Minimum start-up voltage, $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ | $5(4)$ | - | 21 | - | V |
| $\mathrm{V}_{\mathrm{CC}(\mathrm{TH})}$ | $\mathrm{V}_{\mathrm{CC}}$ Transient level for $\mathrm{I}_{\text {start1 }}$ to $\mathrm{I}_{\text {start2 }}$ toggling point | $1(2)$ | - | 1.6 | - | V |

## CURRENT COMPARATOR

| $\mathrm{I}_{\text {PK }}$ | Maximum internal current set-point at $50 \%$ duty-cycle FB pin open, $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ <br> NCP1075u <br> NCP1076u <br> NCP1077u <br> NCP1079u | - |  | $\begin{gathered} 400 \\ 650 \\ 800 \\ 1050 \end{gathered}$ |  | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {PK(0) }}$ | Maximum internal current set-point at beginning of switching cycle FB pin open, BO/AC_OVP pin voltage $\leq 0.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ <br> NCP1075u <br> NCP1076u <br> NCP1077u <br> NCP1079u | - | $\begin{gathered} 420 \\ 690 \\ 850 \\ 1110 \end{gathered}$ | $\begin{gathered} 470 \\ 765 \\ 940 \\ 1230 \end{gathered}$ | $\begin{gathered} 520 \\ 840 \\ 1030 \\ 1350 \end{gathered}$ | mA |

3. The final switch current is: $\operatorname{IPK}(0) /\left(V_{i n} / L_{P}+S_{a}\right) \times V_{\text {in }} / L_{p}+V_{\text {in }} / L_{p} \times t_{\text {prop }}$, with $S_{a}$ the built-in slope compensation, $V_{i n}$ the input voltage, $L_{P}$ the primary inductor in a flyback, and $\mathrm{t}_{\text {prop }}$ the propagation delay.
4. Oscillator frequency is measured with disabled jittering.

## ELECTRICAL CHARACTERISTICS

(For typical values $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$, for min $/ \mathrm{max}$ values $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$ unless otherwise noted)

| Symbol | Rating | Pin | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

CURRENT COMPARATOR

| IPKSW(65) | Final switch current with a primary slope of $200 \mathrm{~mA} / \mathrm{\mu s}$, $\mathrm{f}_{\mathrm{SW}}=65 \mathrm{kHz}$ (Note 3) <br> NCP1075u <br> NCP1076u <br> NCP1077u <br> NCP1079u | - | - | $\begin{gathered} 450 \\ 710 \\ 860 \\ 1100 \end{gathered}$ | - | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IPKSW(100) | Final switch current with a primary slope of $200 \mathrm{~mA} / \mu \mathrm{s}$, $\mathrm{f}_{\mathrm{Sw}}=100 \mathrm{kHz}$ (Note 3) <br> NCP1075u <br> NCP1076u <br> NCP1077u <br> NCP1079u | - | - | $\begin{gathered} 440 \\ 685 \\ 825 \\ 1040 \end{gathered}$ | - | mA |
| IPK(OPP) | Maximum internal current set-point at beginning of switching cycle FB pin open, BO/AC_OVP pin voltage $=2.65 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ <br> NCP1075u <br> NCP1076u <br> NCP1077u <br> NCP1079u | - | - | $\begin{aligned} & 375 \\ & 610 \\ & 750 \\ & 985 \end{aligned}$ | - | mA |
| tss | Soft-start duration (Guaranteed by design) | - | - | 10 | - | ms |
| $\mathrm{t}_{\text {prop }}$ | Propagation delay from current detection to drain OFF state | - | - | 100 | - | ns |
| teb1 | Leading Edge Blanking Duration 1 | - | - | 300 | - | ns |
| teb2 | Leading Edge Blanking Duration 2 | - | - | 100 | - | ns |

## INTERNAL OSCILLATOR

| $\mathrm{f}_{\mathrm{OSC}(65)}$ | Oscillation frequency, 65 kHz version, $\mathrm{T}_{J}=25^{\circ} \mathrm{C}($ Note 4) | - | 59 | 65 | 71 | kHz |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{SCC}(100)}$ | Oscillation frequency, 100 kHz version, $\mathrm{T}_{J}=25^{\circ} \mathrm{C}($ Note 4) | - | 90 | 100 | 110 | kHz |
| $\mathrm{f}_{\mathrm{jitter}}$ | Frequency jittering in percentage of $\mathrm{f}_{\text {OSC }}$ | - | - | $\pm 6$ | - | $\%$ |
| $\mathrm{f}_{\text {swing }}$ | Jittering modulation frequency | - | - | 300 | - | Hz |
| $\mathrm{D}_{\text {MAX }}$ | Maximum duty-cycle | - | 64 | 68 | 72 | $\%$ |

## FEEDBACK SECTION

| $\mathrm{I}_{\mathrm{FB}(\text { fault })}$ | FB current for which Fault is detected | $4(1)$ | - | -35 | - |
| :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{I}_{\mathrm{FB} 100 \%}$ | FB current for which internal current set-point is $100 \%\left(I_{\mathrm{PK}(0)}\right)$ | $\mu \mathrm{A}$ |  |  |  |
| $\mathrm{I}_{\mathrm{FB}(\text { freeze })}$ | FB current for which internal current set-point is $\mathrm{I}_{\text {freeze }}$ | $4(1)$ | - | -44 | - |
| $\mathrm{V}_{\mathrm{FB}(\mathrm{REF})}$ | Equivalent pull-up voltage in linear regulation range <br> (Guaranteed by design) | $4(1)$ | - | -90 | - |
| $\mathrm{R}_{\text {FB(UP) }}$ | Equivalent feedback resistor in linear regulation range <br> (Guaranteed by design) | $4(1)$ | - | 3.3 | - |

FREQUENCY FOLDBACK \& SKIP

| $\mathrm{I}_{\text {FBfold }}$ | Start of frequency foldback FB pin current level | $4(1)$ | - | -68 | - | $\mu \mathrm{A}$ |
| :---: | :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{I}_{\text {FBfold(END) }}$ | End of frequency foldback FB pin current level, $\mathrm{f}_{\mathrm{SW}}=\mathrm{f}_{\mathrm{MIN}}$ | $4(1)$ | - | -100 | - | $\mu \mathrm{A}$ |
| $\mathrm{f}_{\mathrm{MIN}}$ | The frequency below which skip-cycle occurs, $\mathrm{T}_{J}=25^{\circ} \mathrm{C}($ Note 4) | - | 23 | 27 | 31 | kHz |
| $\mathrm{I}_{\mathrm{FB}(\text { skip })}$ | The FB pin current level to enter skip mode | $4(1)$ | - | -120 | - | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {freeze }}$ | Internal minimum current set-point $\left(\mathrm{I}_{\mathrm{FB}}=\mathrm{I}_{\mathrm{FB}(\text { freeze })}\right)$ |  |  |  |  | mA |
|  | NCP1075u | - | - | 165 | - |  |
|  | NCP1076u | - | - | 270 | - |  |
|  | NCP1077u | - | - | 330 | - |  |
|  | NCP1079u | - | - | 430 | - |  |

3. The final switch current is: $\operatorname{IPK}(0) /\left(V_{i n} / L_{p}+S_{a}\right) \times V_{\text {in }} / L_{p}+V_{\text {in }} / L_{p} \times t_{\text {prop }}$, with $S_{a}$ the built-in slope compensation, $\mathrm{V}_{\text {in }}$ the input voltage, $\mathrm{L}_{\mathrm{p}}$ the primary inductor in a flyback, and $\mathrm{t}_{\text {prop }}$ the propagation delay.
4. Oscillator frequency is measured with disabled jittering.

ELECTRICAL CHARACTERISTICS
(For typical values $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$, for min $/ \mathrm{max}$ values $\mathrm{T}_{J}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$ unless otherwise noted)

| Symbol | Rating | Pin | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

SLOPE COMPENSATION

| $\mathrm{S}_{\mathrm{a}(65)}$ | The internal slope compensation @ 65 kHz : <br> NCP1075u <br> NCP1076u <br> NCP1077u <br> NCP1079u | - | - - - - | $\begin{gathered} 9 \\ 15 \\ 18 \\ 23 \end{gathered}$ | - | $\mathrm{mA} / \mu \mathrm{s}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{S}_{\mathrm{a}(100)}$ | The internal slope compensation @ 100 kHz : <br> NCP1075u <br> NCP1076u <br> NCP1077u <br> NCP1079u | - | - - - - | $\begin{aligned} & 14 \\ & 23 \\ & 28 \\ & 36 \end{aligned}$ | - | $\mathrm{mA} / \mu \mathrm{s}$ |

PROTECTIONS

| $\mathrm{t}_{\text {SCP }}$ | Fault validation further to error flag assertion | - | 35 | 48 | - | ms |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| trecovery | OFF phase in fault mode | - | - | 420 | - | ms |
| Vovp | $\mathrm{V}_{\text {CC }}$ voltage at which the switcher stops pulsing | 1 (5) | 17.0 | 18.0 | 18.8 | V |
| tovp | The filter of $\mathrm{V}_{\text {CC }}$ OVP comparator | - | - | 80 | - | $\mu \mathrm{s}$ |
| $\mathrm{V}_{\mathrm{BO} \text { (EN) }}$ | Brown-out level detection | 2 (8) | - | 50 | - | mV |
| $\mathrm{V}_{\mathrm{BO}(\mathrm{ON})}$ | Brown-out level, the switcher starts pulsing, OPP starts to decrease IPK | 2 (8) | 0.72 | 0.80 | 0.88 | V |
| $\mathrm{V}_{\text {BO(HYST) }}$ | Brown-out hysteresis (Guaranteed by design) | 2 (8) | - | 100 | - | mV |
| $\mathrm{V}_{\text {ACOVP(ON) }}$ | OVP level when the switcher stops pulsing | 2 (8) | 2.6 | 2.9 | 3.2 | V |
| $\mathrm{V}_{\text {ACOVP(OFF) }}$ | OVP level when the switcher starts pulsing | 2 (8) | 2.3 | 2.6 | 2.9 | V |
| $\mathrm{t}_{\text {BOfilter }}$ | $V_{B O}$ filter | - | - | 20 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{BO}}$ | Brown-out timer | - | - | 50 | - | ms |
| $\mathrm{V}_{\mathrm{HV} \text { (EN) }}$ | The drain pin voltage above which the MOSFET operates. Checked after one of the following events: TSD, UVLO, SCP, or $\mathrm{V}_{\mathrm{CC}}$ OVP mode, BO/AC_OVP pin $=0 \mathrm{~V}$ | 5 (4) | 72 | 91 | 110 | V |
| $\mathrm{IPK}(150)$ | High current protection, percent of max limit $\mathrm{I}_{\text {PK }}$ (Guaranteed by design) | - | - | 150 | - | \% |

TEMPERATURE MANAGEMENT

| TSD | Temperature shutdown (Guaranteed by design) | - | 150 | - | - | ${ }^{\circ} \mathrm{C}$ |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| TSD $_{\text {HYST }}$ | Hysteresis in shutdown (Guaranteed by design) | - | - | 20 | - | ${ }^{\circ} \mathrm{C}$ |

3. The final switch current is: $\operatorname{IPK}(0) /\left(\mathrm{V}_{\mathrm{in}} / L_{p}+\mathrm{S}_{\mathrm{a}}\right) \times \mathrm{V}_{\text {in }} / L_{p}+\mathrm{V}_{\text {in }} / L_{p} \times \mathrm{t}_{\text {prop }}$, with $\mathrm{S}_{\mathrm{a}}$ the built-in slope compensation, $\mathrm{V}_{\text {in }}$ the input voltage, $\mathrm{L}_{\mathrm{p}}$
the primary inductor in a flyback, and $\mathrm{t}_{\text {prop }}$ the propagation delay.
4. Oscillator frequency is measured with disabled jittering.

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

TYPICAL CHARACTERISTICS


Figure 5. $\mathrm{V}_{\mathrm{CC}(\mathrm{on})}$ vs. Temperature


Figure 7. $\mathbf{V}_{\mathbf{C C}(\text { off })}$ vs. Temperature


Figure 9. $\left.\mathrm{ICCl}_{\mathrm{C}}{ }^{(1075 u}\right)$ vs. Temperature


Figure 6. $\mathrm{V}_{\mathbf{C C}(\min )}$ vs. Temperature


Figure 8. IDSS(off) $v s$. Temperature


Figure 10. $\mathbf{I C C 1}^{\mathbf{( 1 0 7 6 u / 7 7 u})}$ vs. Temperature

TYPICAL CHARACTERISTICS


Figure 11. $\mathrm{I}_{\mathrm{CC} 1(1079 \mathrm{u})}$ vs. Temperature


Figure 13. $\mathrm{I}_{\mathrm{PK}(0) 1076 \mathrm{u}}$ vs. Temperature


Figure 15. $\mathrm{I}_{\mathrm{PK}(0) 1079 \mathrm{u}}$ vs. Temperature


Figure 12. $\mathrm{I}_{\mathrm{PK}(0) 1075 \mathrm{u}}$ vs. Temperature


Figure 14. $\mathrm{I}_{\mathrm{PK}(0) 1077 \mathrm{u}}$ vs. Temperature


Figure 16. ISTART1 vs. Temperature

TYPICAL CHARACTERISTICS


Figure 17. ISTART2 vs. Temperature


Figure 19. fosc65 vs. Temperature


Figure 21. $\mathrm{D}_{\mathrm{mAX}}$ vs. Temperature


Figure 18. $\mathbf{R}_{\text {DS(on) }}$ vs. Temperature


Figure 20. fosc 100 vs. Temperature


Figure 22. $\mathbf{f}_{\text {MIN }}$ vs. Temperature

TYPICAL CHARACTERISTICS


Figure 23. $\mathrm{t}_{\text {RECOVERY }}$ vs. Temperature


Figure 25. Vovp vs. Temperature


Figure 27. $\mathrm{V}_{\mathrm{BO}(\mathrm{on})}$ vs. Temperature


Figure 24. $\mathbf{t}_{\mathrm{SCP}}$ vs. Temperature


Figure 26. $\mathrm{V}_{\mathrm{HV}(\mathrm{en})}$ vs. Temperature


Figure 28. $\mathrm{V}_{\mathrm{ACOVP}}$ (on) vs. Temperature

TYPICAL CHARACTERISTICS


Figure 29. $\mathrm{V}_{\mathrm{ACO}} \mathrm{VP}_{\text {(off) }}$ vs. Temperature


Figure 31. Drain Current Peak during Transformer Saturation vs. Junction Temperature


Figure 30. $\mathrm{BV}_{\mathrm{DSs}} / \mathrm{BV}_{\mathrm{DSs}}\left(25^{\circ} \mathrm{C}\right)$ vs. Temperature


Figure 32. $\mathrm{I}_{\mathrm{Cc} 1} \mathrm{vs} . \mathrm{V}_{\mathrm{Cc}}$

## APPLICATION INFORMATION

## Introduction

Thanks to ON Semiconductor Very High Voltage Integrated Circuit technology, the circuit hosts a high-voltage power MOSFET featuring a $13.5 / 4.8 / 2.9 \Omega$ $R_{\mathrm{DS}(\mathrm{ON})}-\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$. An internal current source delivers the start-up current, necessary to crank the power supply.

- Current-mode operation: The controller uses current-mode control architecture.
- 700 V Power MOSFET: Thanks to ON Semiconductor Very High Voltage Integrated Circuit technology, the circuit hosts a high-voltage power MOSFET featuring a 4.8 and $2.9 \Omega \mathrm{R}_{\mathrm{DS}(\mathrm{ON})}-\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$. This value lets the designer build a power supply up to 28 W operated on universal mains. An internal current source delivers the start-up current, necessary to crank the power supply.
- Dynamic Self-Supply: This device could be used in an application without an auxiliary winding to provide supply voltage via an internal high-voltage current source.
- Short-circuit protection: By permanently monitoring the feedback line activity, the IC is able to detect the presence of a short-circuit, immediately reducing the output power for a total system protection. A tsCP timer is started as soon as the feedback current is below threshold, $\mathrm{I}_{\text {FB (fault) }}$, which indicates a maximum peak current condition. If at the end of this timer the fault is still present, then the device enters a safe, auto-recovery burst mode, affected by a fixed timer recurrence, $\mathrm{t}_{\text {recovery }}$. Once the short has disappeared, the controller resumes and goes back to normal operation.
- Built-in VCC Over-Voltage Protection: When the auxiliary winding is used to bias the VCC pin (no DSS), an internal comparator is connected to VCC pin. In case the voltage on the pin exceeds the $\mathrm{V}_{\text {Ovp }}$ level (18 V typically), the controller immediately stops switching and awaits a full timer period ( $\mathrm{t}_{\text {recovery }}$ ) before attempting to re-start. If the fault is gone, the controller resumes operation. If the fault is still there, e.g. in the case of a broken opto-coupler, the controller protects the load through a safe burst mode.
- Line detection: An internal comparator monitors the drain voltage. If the drain voltage is lower than the internal threshold ( $\mathrm{V}_{\mathrm{HV}(\mathrm{EN})}$ ), the internal power switch
is inhibited. This avoids operating at too low an ac input. Line detection is active, when BO/AC_OVP pin is grounded.
- Brown-out detection and AC line Over-Voltage Protection: The BO/AC_OVP input monitors bulk voltage level via resistive divider and thus assures that the application is working only for designed bulk voltage. When BO/AC_OVP pin is connected to ground, Line detection is inhibited.
- Internal OPP: An internal function using the bulk voltage to program the maximum current reduction for a given input voltage. Internal OPP is active when BO/AC_OVP pin is connected via resistive divider to the bulk voltage.
- $2^{\text {nd }}$ LEB: Second level of current protection. If peak current is $150 \%$ max peak current limit, then the controller stops switching after three pulses and waits for an auto-recovery period ( $\mathrm{t}_{\text {recovery }}$ ) before attempting to re-start.
- Frequency jittering: An internal low-frequency modulation signal varies the pace at which the oscillator frequency is modulated. This helps spreading out energy in conducted noise analysis. To improve the EMI signature at low power levels, the jittering remains active in frequency foldback mode.
- Soft-Start: A 10 ms soft-start ensures a smooth start-up sequence, reducing output overshoots.
- Frequency foldback capability: A continuous flow of pulses is not compatible with no-load/light-load standby power requirements. To excel in this domain, the controller observes the feedback current information and when it reaches a level of $\mathrm{I}_{\mathrm{FBfold}}$, the oscillator then starts to reduce its switching frequency as the feedback current continues to increase (the power demand continues to reduce). It can go down to 27 kHz (typical) reached for a feedback level of $\mathrm{I}_{\text {FBfold(END) }}$ ( $100 \mu \mathrm{~A}$ roughly). At this point, if the power continues to drop, the controller enters classical skip-cycle mode.
- Skip: If SMPS naturally exhibits a good efficiency at nominal load, they begin to be less efficient when the output power demand diminishes. By skipping un-needed switching cycles, the NCP107xu drastically reduces the power wasted during light load conditions.


## Start-up Sequence

When the power supply is first powered from the mains outlet, the internal current source (typically 9.2 mA ) is biased and charges up the $\mathrm{V}_{\mathrm{CC}}$ capacitor from the drain pin. Once the voltage on this $\mathrm{V}_{\mathrm{CC}}$ capacitor reaches the $\mathrm{V}_{\mathrm{CC}(\mathrm{ON})}$ level (typically 8.4 V ), the current source turns off and pulses are delivered by the output stage: the circuit is awake and activates the power MOSFET if the bulk voltage is above $\mathrm{V}_{\mathrm{HV}(\mathrm{EN})}$ level (Brown-in protection) or voltage on BO/AC_OVP pin is above $\mathrm{V}_{\mathrm{BO}(\mathrm{ON})}$ level (Brown-out protection). Figure 33 details the simplified internal circuitry.

Being loaded by the circuit consumption, the voltage on the $\mathrm{V}_{\mathrm{CC}}$ capacitor goes down. When $\mathrm{V}_{\mathrm{CC}}$ is below $\mathrm{V}_{\mathrm{CC}(\mathrm{MIN})}$ level ( 7 V typically), it activates the internal current source to bring $\mathrm{V}_{\mathrm{CC}}$ toward $\mathrm{V}_{\mathrm{CC}(\mathrm{ON})}$ level and stops again: a cycle takes place whose low frequency depends on the $\mathrm{V}_{\mathrm{CC}}$ capacitor and the IC consumption. A 1.5 V ripple takes place on the VCC pin whose average value equals $\left(\mathrm{V}_{\mathrm{CC}(\mathrm{ON})}+\right.$ $\left.\mathrm{V}_{\mathrm{CC}(\mathrm{MIN})}\right) / 2$. Figure 34 portrays a typical operation of the DSS.


Figure 33. The Internal Arrangement of the Start-up Circuitry


Figure 34. The Charge / Discharge Cycle Over a $1 \mu \mathrm{~F} \mathrm{~V}_{\mathrm{Cc}}$ Capacitor

As one can see, even if there is auxiliary winding to provide energy for $\mathrm{V}_{\mathrm{CC}}$, it happens that the device is still biased by DSS during start-up time or some fault mode when the voltage on auxiliary winding is not ready yet. The $\mathrm{V}_{\mathrm{CC}}$ capacitor shall be dimensioned to avoid $\mathrm{V}_{\mathrm{CC}}$ crosses $\mathrm{V}_{\mathrm{CC}(\mathrm{OFF})}$ level, which stops operation. The $\Delta \mathrm{V}$ between $\mathrm{V}_{\mathrm{CC}(\mathrm{MIN})}$ and $\mathrm{V}_{\mathrm{CC}(\mathrm{OFF})}$ is 0.5 V . There is no current source to charge $\mathrm{V}_{\mathrm{CC}}$ capacitor when driver is on, i.e. drain voltage is close to zero. Hence the $V_{\text {CC }}$ capacitor can be calculated using

$$
\begin{equation*}
\mathrm{C}_{\mathrm{VCC}} \geq \frac{\mathrm{I}_{\mathrm{CC} 1} \cdot \mathrm{D}_{\mathrm{MAX}}}{f_{\mathrm{OSC}} \cdot \Delta \mathrm{~V}} \tag{eq.1}
\end{equation*}
$$

Take the 65 kHz device as an example. $\mathrm{C}_{\mathrm{VCC}}$ should be above

$$
\mathrm{C}_{\mathrm{vcc}}=\frac{1.45 \cdot 10^{-3} \cdot 0.73}{59 \cdot 10^{3} \cdot 0.5}=36 \mathrm{nF}
$$

A margin that covers the temperature drift and the voltage drop due to switching inside FET should be considered, and thus a capacitor above $0.1 \mu \mathrm{~F}$ is appropriate.

The $\mathrm{V}_{\mathrm{CC}}$ capacitor has only a supply role and its value does not impact other parameters such as fault duration or the frequency sweep period for instance. As one can see on Figure 33, an internal OVP comparator protects the switcher against lethal $\mathrm{V}_{\mathrm{CC}}$ runaways. This situation can occur if the feedback loop opto-coupler fails, for instance, and you would like to protect the converter against an over-voltage event. In that case, the over-voltage protection (OVP) circuit immediately stops the output pulses for $t_{\text {recovery }}$ duration ( 420 ms typically). Then a new start-up attempt takes place to check whether the fault has disappeared or not. The OVP paragraph gives more design details on this particular section.

## Fault Condition - Short-circuit on VCC

In some fault situations, a short-circuit can purposely occur between $\mathrm{V}_{\mathrm{CC}}$ and GND. In high line conditions $\left(\mathrm{V}_{\mathrm{HV}}=370 \mathrm{~V}\right.$ dc $)$ the current delivered by the start-up device will seriously increase the junction temperature. For instance, since $\mathrm{I}_{\text {startt }}$ equals 4.9 mA (the min corresponds to the highest $\mathrm{T}_{\mathrm{J}}$ ), the device would dissipate $370 \times 4.9 \times 10^{-3}=1.81 \mathrm{~W}$. To avoid this situation, the
controller includes a novel circuitry made of two start-up levels, $I_{\text {start1 }}$ and $I_{\text {start2 }}$. At power-up, as long as $V_{\mathrm{CC}}$ is below a 1.6 V level, the source delivers $\mathrm{I}_{\text {start2 }}$ (around $500 \mu \mathrm{~A}$ typical), then, when $\mathrm{V}_{\mathrm{CC}}$ reaches 1.6 V , the source smoothly transitions to $\mathrm{I}_{\text {start1 }}$ and delivers its nominal value. As a result, in case of short-circuit between $\mathrm{V}_{\mathrm{CC}}$ and GND, the power dissipation will drop to $370 \times 500 \times 10^{-6}=$ 185 mW . Figure 34 portrays this particular behavior.
The first start-up period is calculated by the formula $\mathrm{CxV}=\mathrm{Ixt}$, which implies a $1 \mathrm{x} \quad 10-6 \times 1.6$ $/\left(500 \times 10-^{6}\right)=3.2 \mathrm{~ms}$ start-up time for the first sequence. The second sequence is obtained by toggling the source to 8.9 mA with a $\Delta \mathrm{V}$ of $\mathrm{V}_{\mathrm{CC}(\mathrm{ON})-}-\mathrm{V}_{\mathrm{CC}(\mathrm{TH})}=$ $8.4 \mathrm{~V}-1.6 \mathrm{~V}=6.8 \mathrm{~V}$, which finally leads to a second start-up time of $1 \times 10-6 \times 6.8 /\left(8.9 \times 10-^{3}\right)=0.76 \mathrm{~ms}$. The total start-up time becomes $3.2 \mathrm{~ms}+0.76 \mathrm{~ms}=$ 3.96 ms . Please note that this calculation is approximated by the presence of the knee in the vicinity of the transition.

## Fault Condition - Output Short-circuit

As soon as $\mathrm{V}_{\mathrm{CC}}$ reaches $\mathrm{V}_{\mathrm{CC}(\mathrm{ON})}$, drive pulses are internally enabled. If everything is correct, the auxiliary winding increases the voltage on the VCC pin as the output voltage rises. During the start-sequence, the controller smoothly ramps up the peak drain current to maximum setting, i.e. $\mathrm{I}_{\mathrm{PK}}$, which is reached after a typical period of 10 ms . When the output voltage is not regulated, the current coming through FB pin is below $\mathrm{I}_{\text {FBfautt }}$ level ( $35 \mu \mathrm{~A}$ typically), which is not only during the start-up period but also anytime an overload occurs, an internal error flag is asserted, $\mathrm{I}_{\mathrm{pFlag}}$, indicating that the system has reached its maximum current limit set-point. The assertion of this flag triggers a fault counter tsCP ( 48 ms typically). If at counter completion, $\mathrm{I}_{\mathrm{pFlag}}$ remains asserted, all driving pulses are stopped and the part stays off in $\mathrm{t}_{\text {recovery }}$ duration (about 420 ms ). A new attempt to re-start occurs and will last 48 ms providing the fault is still present. If the fault still affects the output, a safe burst mode is entered, affected by a low duty-cycle operation ( $11 \%$ ). When the fault disappears, the power supply quickly resumes operation. Figure 35 depicts this particular mode:


Figure 35. In Case of Short-circuit or Overload, the NCP107xu Protects Itself and the Power Supply Via a Low Frequency Burst Mode. The $\mathbf{V}_{\text {cc }}$ is Maintained by the Current Source and Self-supplies the Controller.

## Auto-recovery Over-voltage Protection

The particular NCP107xu arrangement offers a simple way to prevent output voltage runaway when the opto-coupler fails. As Figure 36 shows, a comparator monitors the VCC pin. If the auxiliary winding delivers too much voltage to the $\mathrm{C}_{\mathrm{VCC}}$ capacitor, then the controller considers an OVP situation and stops the internal drivers. When an OVP occurs, all switching pulses are permanently disabled. After $\mathrm{t}_{\text {recovery }}$ delay, the circuit resumes operations. If the failure symptom still exists, e.g. feedback opto-coupler fails, the device keeps the auto-recovery OVP mode. We recommend the insertion of a resistor ( $\mathrm{R}_{\text {limit }}$ ) between the auxiliary dc level and the VCC pin to protect the IC against high voltage spikes, which can damage the IC. It
is also recommended to filter out the VCC line to avoid undesired OVP activations. $\mathrm{R}_{\text {limit }}$ should be carefully selected to suppress false-triggers of the OVP as we discussed, but also to avoid disturbing the $\mathrm{V}_{\mathrm{CC}}$ in low / light load conditions.
Self-supplying controllers in extremely low-standby applications often puzzles the designer. Actually, if a SMPS operated at nominal load can deliver an auxiliary voltage of an arbitrary $16 \mathrm{~V}\left(\mathrm{~V}_{\text {nom }}\right)$, this voltage can drop below 10 V ( $\mathrm{V}_{\text {stby }}$ ) when entering standby. This is because the recurrence of the switching pulses expands so much that the low frequency re-fueling rate of the $\mathrm{V}_{\mathrm{CC}}$ capacitor is not enough to keep a proper auxiliary voltage.


Figure 36. A More Detailed View of the NCP107xu Offers Better Insight on How to Properly Wire an Auxiliary Winding


Figure 37. Describes the Main Signal Variations When the Part Operates in Auto-recovery OVP

## Soft-start

The NCP107xu features a 10 ms soft-start which reduces the power-on stress but also contributes to lower the output overshoot. Soft-start is running every time when IC starts switching. It means a first start, a new start after OVP, TSD,

Brown-out, etc. Figure 38 shows a typical operating waveform. The NCP107xu features a novel patented structure which offers a better soft-start ramp, almost ignoring the start-up pedestal inherent to traditional current-mode supplies:


Figure 38. The 10 ms Soft-start Sequence

## NCP1075A/B, NCP1076A/B, NCP1077A/B, NCP1079A/B

## Jittering

Frequency jittering is a method used to soften the EMI signature by spreading the energy in the vicinity of the main switching component. The NCP107xu offers a $\pm 6 \%$ deviation of the nominal switching frequency. The sweeping
sawtooth is internally generated and modulates the clock up and down with a fixed frequency of 300 Hz . Figure 39 shows the relationship between the jitter ramp and the frequency deviation. It is not possible to externally disable the jitter.


Figure 39. Modulation Effects on the Clock Signal by the Jittering Sawtooth

## Line Detection

When BO/AC_OVP pin is grounded (voltage on this pin is below $\mathrm{V}_{\mathrm{BO}(\mathrm{EN})}$ ) Figure 2, then an internal comparator monitors the drain voltage as recovering from one of the following situations:

- Short-Circuit Protection,
- $\mathrm{V}_{\mathrm{CC}}$ OVP is Confirmed,
- UVLO
- TSD

If the drain voltage is lower than the internal threshold $\mathrm{V}_{\mathrm{HV}(\mathrm{EN})}$ ( 91 V dc typically), the internal power switch is inhibited. This avoids operating at too low ac input.

## Brown-out Function, Ac Line Over-voltage Protection

The Brown-out circuitry offers a way to protect the application from operation under too low an input voltage. Below a given level, the controller blocks the output pulses, above it, it authorizes them. The internal circuitry, depicted by Figure 40, offers a way to observe the high-voltage (HV) rail.


Figure 40. The Internal Brown-out Configuration

## NCP1075A/B, NCP1076A/B, NCP1077A/B, NCP1079A/B

A resistive divider made of $\mathrm{R}_{\text {UPPER }}$ and $\mathrm{R}_{\text {LOWER, }}$ brings a portion of the HV rail on BO/AC_OVP pin. Below the $\mathrm{V}_{\mathrm{BO}(\mathrm{EN})}=50 \mathrm{mV}$ is the Brown-out function disabled, over the $\mathrm{V}_{\mathrm{BO}(\mathrm{EN})}$ Brown-out function is enable and against Line detection is inhibited. If voltage on BO/AC_OVP pin is
higher than $\mathrm{V}_{\mathrm{BO}(\mathrm{ON})}$, switcher starts pulsing. If voltage falls down under $\mathrm{V}_{\mathrm{BO}(\mathrm{OFF})}$ - level $\mathrm{V}_{\mathrm{BO}(\mathrm{ON})}$ minus $\mathrm{V}_{\mathrm{BO}(\mathrm{HYST})}$, the switcher waits 50 ms and then stops pulsing, depicted by Figure 41. Bulk voltage at which IC starts switching is set by resistive divider.


Figure 41. Brown-out Input Functionality with 50 ms Timer

## NCP1075A/B, NCP1076A/B, NCP1077A/B, NCP1079A/B

The IC also includes over-voltage protection. If the voltage on BO/AC_OVP pin exceed $\mathrm{V}_{\mathrm{ACOVP}(\mathrm{ON})}$, the switcher immediately stops pulsing until the voltage on BO/AC_OVP pin drops under $\mathrm{V}_{\mathrm{ACOVP}}(\mathrm{OFF})$, depicted by Figure 42.


Figure 42. Brown-out Input Functionality with Ac Line OVP Function
Calculation of the resistive divider:

$$
\begin{equation*}
\frac{R_{\text {LOWER }}}{R_{\text {UPPER }}}=\frac{V_{B O(O N)}}{V_{B U L K}-V_{B O(O N)}} \tag{eq.2}
\end{equation*}
$$

If we decide to start pulsing at $\mathrm{V}_{\mathrm{BULK}(\mathrm{ON})}=113 \mathrm{~V}$ dc ( 80 V rms at ac mains):

$$
\frac{\mathrm{R}_{\mathrm{LOWER}}}{\mathrm{R}_{\mathrm{UPPER}}}=\frac{\mathrm{V}_{\mathrm{BO}(\mathrm{ON})}}{\mathrm{V}_{\mathrm{BULK}(\mathrm{ON})}-\mathrm{V}_{\mathrm{BO}(\mathrm{ON})}}=\frac{0.8}{113-0.8} \approx 7.1 \mathrm{~m}
$$

We choose $\mathrm{R}_{\text {LOWER }}=100 \mathrm{k} \Omega$

$$
\mathrm{R}_{\mathrm{UPPER}}=\frac{100 \cdot 10^{3}}{7.1 \cdot 10^{-3}}=14 \mathrm{M} \Omega
$$

Then power losses on resistive divider for worst case $\left(\mathrm{V}_{\text {BULK }}=409 \mathrm{~V} \mathrm{dc}\right)$

$$
\begin{equation*}
P=U \cdot I=\frac{U^{2}}{R}=\frac{U^{2}}{R_{\text {UPPER }}+R_{\text {LOWER }}}=\frac{409^{2}}{14 \cdot 10^{6}+100 \cdot 10^{3}}=12 \mathrm{~mW} \tag{eq.3}
\end{equation*}
$$

For $\mathrm{V}_{\mathrm{BULK}(\mathrm{ON})}=113 \mathrm{~V}$ dc will be over-voltage protection (voltage when the switcher stops pulsing):

$$
V_{B U L K(O V P)}=V_{A C O V P(O N)} \cdot \frac{R_{\text {LOWER }}+R_{\text {UPPER }}}{R_{\text {LOWER }}}=V_{A C O V P(O N)} \cdot \frac{V_{B U L K(O N)}}{V_{B O(O N)}}=29 \cdot \frac{113}{0.8}=409 \mathrm{Vdc}=290 \mathrm{Vrms} \text { (eq. 4) }
$$



Figure 43. Brown-out Functionality in Soft-start

If voltage on VCC pin is higher than $\mathrm{V}_{\mathrm{CC}(\mathrm{ON})}$ and voltage on BO/AC_OVP pin is higher than $\mathrm{V}_{\mathrm{BO}(\mathrm{ON})}$ then IC starts pulsing, drain current is increasing for 10 ms (Soft-start). Brown-out is inhibited during Soft-start, when Soft-start ended, Brown-out checked if is voltage on BO/AC_OVP pin higher than $\mathrm{V}_{\mathrm{BO}(\mathrm{OFF})}$. If the voltage is lower, timer count 50 ms and if the voltage don't increase over $\mathrm{V}_{\mathrm{BO}(\mathrm{OFF})}$ then IC stops switching as one can see on Figure 43.

## Frequency Foldback

The reduction of no-load standby power associated with the need for improving the efficiency, requires to change the traditional fixed-frequency type of operation. This device implements a switching frequency folback when the feedback current passes above a certain level, $\mathrm{I}_{\text {FBfold }}$, set
around $68 \mu \mathrm{~A}$. At this point, the oscillator enters frequency foldback and reduces its switching frequency.
The internal peak current set-point is following the feedback current information until its level reaches the minimal freezing level point of $\mathrm{I}_{\text {freeze }}$. Below this value, the peak current set-point is frozen to $30 \%$ of the $\mathrm{I}_{\mathrm{PK}(0)}$. The only way to further reduce the transmitted power is to diminish the operating frequency down to $\mathrm{f}_{\mathrm{MIN}}(27 \mathrm{kHz}$ typically). This value is reached at a feedback current level of $\mathrm{I}_{\text {FBfold(END) }}(100 \mu \mathrm{~A}$ typically). Below this point, if the output power continues to decrease, the part enters skip cycle for the best noise-free performance in no-load conditions. Figures 44 and 45 depict the adopted scheme for the part.

## NCP1075A/B, NCP1076A/B, NCP1077A/B, NCP1079A/B



Figure 44. By Observing the Current on the FB pin, the Controller Reduces its Switching Frequency for an Improved Performance at Light Load


Figure 45. IPK Set-point is Frozen at Lower Power Demand

## Feedback and Skip

The FB pin operates linearly as the absolute value of feedback current ( $\mathrm{I}_{\mathrm{FB}}$ ) is above $40 \mu \mathrm{~A}$. In this linear operating range, the dynamic resistance is $19.5 \mathrm{k} \Omega$ typically
( $\mathrm{R}_{\mathrm{FB}(\mathrm{UP})}$ ) and the effective pull up voltage is 3.3 V typically $\left(\mathrm{V}_{\mathrm{FB}(\mathrm{REF})}\right)$. When $\mathrm{I}_{\mathrm{FB}}$ is decreased, the FB voltage will increase to 3.3 V .

## NCP1075A/B, NCP1076A/B, NCP1077A/B, NCP1079A/B

Figure 46 depicts the skip mode block diagram. When the FB current information reaches $\mathrm{I}_{\mathrm{FB}(\text { skip })}$, the internal clock to set the flip-flop is blanked and the internal consumption of the controller is decreased. The hysteresis of internal skip
comparator is minimized to lower the ripple of the auxiliary voltage for VCC pin and V VUT of power supply during skip mode. It easies the design of $\mathrm{V}_{\mathrm{CC}}$ overload range.


Figure 46. Skip Cycle Schematic

## Over-power Protection

This function lets you limit the maximum dc output current regardless of the operating input voltage. For a correct operation, the BO/AC_OVP pin must be connected via a resistive divider to observe the bulk voltage.


Figure 47. The OPP Circuity Affects the Maximum Peak Current Set-point in Relationship to the Input Voltage.

## NCP1075A/B, NCP1076A/B, NCP1077A/B, NCP1079A/B



Figure 48. Current Set-point Dependence on BO/AC_OVP Pin Voltage

There are several known ways to implement Over-power Protection (OPP), all suffering from particular problems. These problems range from the added consumption burden on the converter or the skip-cycle disturbance brought by the current-sense offset. In this case is added consumption due to resistive divider (Equation 2).

Maximum peak current is reduced internally according to bulk voltage. When $\mathrm{V}_{\mathrm{BO}(\mathrm{OPP})}$ is maximum, the peak current set-point is reduced by $10 \%$. Bulk voltage at which will be maximum current peak reduced by $20 \%$ ( $10 \%$ in NCP1075u):

$$
V_{B U L K(O P P)}=V_{B O(O P P)} \cdot \frac{V_{B U L K(O N)}}{V_{B O(O N)}}=V_{B O(O P P)} \cdot \frac{R_{\text {LOWER }}+R_{\text {UPPER }}}{R_{\text {LOWER }}}=2.65 \cdot \frac{100 \cdot 10^{3}+14 \cdot 10^{6}}{100 \cdot 10^{3}}=375 \mathrm{Vdc}=265 \mathrm{Vrms}
$$

