



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



NCP1910

High Performance Combo Controller for ATX Power Supplies

Housed in a SO-24WB package, the NCP1910 combines a state-of-the-art circuitry aimed to powering next generation of ATX or flat TVs converters. With a 65 or 100 kHz Continuous Conduction Mode Power Factor Controller and a LLC controller hosting a high-voltage driver, the NCP1910 is ready to power 85+ types of offline power supplies. To satisfy stringent efficiency considerations, the PFC circuit implements an adjustable frequency fold back to reduce switching losses as the load is going light. To cope with all the signal sequencing required by the ATX and flat TVs specifications, the controller includes several dedicated pins enabling handshake between the secondary and the primary sides. These signals include a power-good line but also a control pin which turns the controller on and off via an opto coupler. Safety-wise, a second OVP input offers the necessary redundancy in case the main feedback network would drift away. Finally, a fast fault input immediately reacts in presence of an over current condition by triggering an auto-recovery soft-start sequence.


Features

- Fixed-Frequency 65 or 100 kHz CCM Power Factor Controller
- Average Current-Mode Control for Low Line Distortion
- Dynamic Response Enhancer Reduces Bulk Undershoot
- Independent Over Voltage Protection Sensing Pin with Latch-off Capability
- Adjustable Frequency Fold Back Improves Light Load Efficiency
- Adjustable Line Brown-Out Protection with 50 ms Delay to Help Meeting Hold-up Time Specifications
- Programmable Over current Threshold Leads to an Optimized Sensing Resistor
- ± 1 A peak Current Drive Capability
- LLC Controller Operates from 25 kHz to 500 kHz
- On Board 600 V High-Voltage Drivers
- 1 A/0.5 A Sink/Source Capability
- Minimum Frequency Precision Down to $\pm 3\%$ Over Temperature Range
- Internally Fixed Dead-Time Value of 300 ns
- Adjustable Soft-Start Sequence
- Fast Fault Input with Soft-Start Trigger for Immediate Auto-recovery Protection
- $\overline{\text{On}}$ /Off Control Pin for Secondary-Based Remote Control
- On-Board 5 V Reference Voltage for Precise Thresholds/Hysteresis Adjustments




ON Semiconductor®

<http://onsemi.com>



SO-24WB Less Pin 21
DW SUFFIX
CASE 752AB

MARKING DIAGRAM



XXXXX = Specific Device Code
A = Assembly Location
WL = Wafer Lot
YY = Year
WW = Work Week
G = Pb-Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 35 of this data sheet.

- Power Good Output Management Signal
- A Version with Dual Ground Pinout (No Skip), B Version with Single Ground and Skip Operation for the LLC Controller
- 20 V Operation
- These are Pb-Free Devices

Typical Applications

- Multi Output ATX Power Supplies (A version)
- Flat TVs Power Supplies (B version)

NCP1910





Figure 1. Pin Connections

PIN DESCRIPTION


Pin No	Pin Name	Function	Pin Description
1	SS	Soft-Start	A capacitor to ground sets the LLC soft-start duration
2	Rt	The LLC Feedback Pin	A resistive arrangement sets the maximum and minimum switching frequencies with opto coupler-based feedback capabilities.
3	PG out	The Open-Collector Power Good Signal	This pin is low when V_{bulk} is ok, opens when V_{bulk} passes below a level adjusted by PGadj pin.
4	\bar{on}/off	Remote Control	When pulled low, the circuit operates: the PFC starts first and once FB is in regulation, the LLC is authorized to work. When left open, the controller is in idle mode.
5	BO adj.	Brown-Out Adjustment	This pin sets the on and off levels for the PFC powering the LLC converter
6	Vref	The 5 V Reference Pin	This pin delivers a stable voltage for threshold adjustments
7	PG adj.	The Power Good Trip Level	From the Vref pin, a dc level sets the trip point for the PFC bulk voltage at which the PG out signal is down.
8	OVP2	Redundant OVP	A fully latched OVP monitoring the PFC bulk independently from FB pin.
9	FB	PFC Feedback	Monitors the boost bulk voltage and regulates it. It also serves as a quick auto-recovery OVP
10	V _{CTRL}	PFC Error Amplifier Output	PFC error amplifier compensation pin
11	V _M	PFC Current Amplifier Output	A resistor to ground sets the maximum power level
12	LBO	PFC Line Input Voltage Sensing	Line feed forward and PFC brown-out
13	Fold	PFC Fold Back	This pin selects the power level at which the frequency starts to reduce gradually.
14	CS	PFC Current Sense	This pin senses the inductor current and also programs the maximum sense voltage excursion
15	CS/FF	Fast-Fault Input	When pulled above 1 V, the LLC stops and re-starts via a full soft-start sequence.
16	Skip/AGND	Skip (B)/AGND (A)	This pin is either used as the analog GND for the signal circuit (A) or for skip operation (B).
17	GND/PGND	GND (B)/PGND (A)	The controller ground for the driving loop (A) or the lump ground pin for all circuits (B)
18	DRV	PFC Drive Signal	The driving signal to the PFC power MOSFET
19	V _{CC}	The Controller Supply	The power supply pin for the controller, 20 V max.
20	ML	Lower-Side MOSFET	Drive signal for the lower side half-bridge MOSFET
22	Bridge	Half-Bridge	This pin connects to the LLC half-bridge
23	MU	Upper-Side MOSFET	Drive signal for the upper side half-bridge MOSFET
24	V _{boot}	Bootstrapped Vcc	The bootstrapped V _{CC} for the floating driver

Figure 2. Typical Application Schematic in A Version



*It is recommended to separate the traces of power ground and analog ground. The power ground (pin 17) for driving loop (PFC DRV and LLC ML) is connected to the PFC MOSFET directly. The analog ground for adjustment components is routed together first and then connected to the analog ground pin (pin 16) and the PFC sense resistor directly.

Figure 3. Typical Application Schematic in B Version



NCP1910

*It is recommended to separate the traces of power ground and analog ground. The analog ground traces for adjustment components are routed together first and then connected to the ground pin (pin 17). The power ground for driving loop (PFC DRV and LLC ML) is connected from ground pin (pin 17) to the PFC sense resistor directly and as short as possible.

NCP1910




Figure 4. Internal PFC Block Diagram

NCP1910




Figure 5. Internal LLC Block Diagram

NCP1910

MAXIMUM RATINGS

Symbol	Rating	Value	Unit
V_{Bridge}	Continuous High Voltage Bridge Pin, Pin 22	-1 to 600	V
$V_{\text{BOOT}}-V_{\text{Bridge}}$	Floating Supply Voltage, Pin 24-22	-0.3 to 20	V
$V_{\text{MU}}, V_{\text{DRV}}$	High Side Output Voltage, Pin 23	$V_{\text{BRIDGE}} - 0.3$ to $V_{\text{BOOT}} + 0.3$	V
V_{ML}	Low Side Output Voltage, Pin 18, 20	-0.3 to $V_{\text{CC}} + 0.3$	V
dV_{Bridge}/dt	Allowable Output Slew Rate on the Bridge Pin, Pin 22	50	V/ns
V_{CC}	Power Supply Voltage, Pin 19	20	V
	Pin Voltage, All Pins (except pin 2, 6, 18-24, GND)	-0.3 to 10	V
$R_{\theta\text{JA}}$	Thermal Resistance Junction-to-Air 50 mm ² , 1 oz 650 mm ² , 1 oz	80 65	°C/W
	Storage Temperature Range	-60 to +150	°C
	ESD Capability, Human Body Model (All pins except V_{CC} and HV)	2	kV
	ESD Capability, Machine Model	200	V
V_{CC}	Power Supply Voltage, Pin 19	20	V
	Pin Voltage, All Pins (except pin 2, 6, 18 ~ 24, GND)	-0.3 to 10	V
V_{Rt}	R_{t} Pin Voltage	-0.3 to 5	V
$V_{\text{ref_out}}$	V_{ref} Pin Voltage	-0.3 to 7	V
I_{MAX}	Pin Current on Pin 10, 12, and 13	0.5	mA
I_{PGout}	Pin Current on Pin 3	5	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- This device(s) contains ESD protection and exceeds the following tests:
Human Body Model 2000 V per JEDEC Standard JESD22-A114E
Machine Model 200 V per JEDEC Standard JESD22-A115-A
- This device contains latch-up protection and exceeds 100 mA per JEDEC Standard JESD78.

ELECTRICAL CHARACTERISTICS

(For typical values $T_J = 25^\circ\text{C}$, for min/max values $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$, Max $T_J = 150^\circ\text{C}$, $V_{\text{CC}} = 12\text{ V}$ unless otherwise noted)

Symbol	Rating	Pin	Min	Typ	Max	Unit
--------	--------	-----	-----	-----	-----	------

COMMON TO BOTH CONTROLLERS

SUPPLY SECTION

$V_{\text{CC(on)}}$	Turn-On Threshold Level, V_{CC} Going Up	19	9.4	10.4	11.4	V
$V_{\text{CC(min)}}$	Minimum Operating Voltage after Turn-On	19	8	9	10	V
$V_{\text{CC(Hys)}}$	Hysteresis between $V_{\text{CC(on)}}$ and $V_{\text{CC(min)}}$	19	1.2	-	-	V
$V_{\text{Boot(on)}}$	Startup Voltage on the Floating Section	24,22	7.8	8.8	9.8	V
$V_{\text{Boot(min)}}$	Cutoff Voltage on the Floating Section	24,22	7	8	9	V
I_{startup}	Startup Current, $V_{\text{CC}} < V_{\text{CC(on)}}$	19	-	-	100	μA
I_{CC1}	PFC Consumption Alone, DRV Pin Unloaded, On/Off Pin Grounded, LLC Off • 65 kHz Version • 100 kHz Version	19	-	5.1	6.4	mA
			-	5.3	6.54	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- In normal operation, when the power supply is un-plugged, the bulk voltage goes down. At a first crossed level, the PG pin opens. Later, when the bulk crosses a second level, the LLC turns off. There is no timing link between these events, except the bulk capacitor discharge slope. However, if for an unknown reason the PFC is disabled (fault, short-circuit), the PG pin immediately opens and if sufficient voltage is still present on the bulk (e.g. in high line condition), the LLC will be disabled after a typical time of 5 ms.
- Guaranteed by design.

NCP1910

ELECTRICAL CHARACTERISTICS (continued)

(For typical values $T_J = 25^\circ\text{C}$, for min/max values $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$, Max $T_J = 150^\circ\text{C}$, $V_{CC} = 12\text{ V}$ unless otherwise noted)

Symbol	Rating	Pin	Min	Typ	Max	Unit
--------	--------	-----	-----	-----	-----	------

COMMON TO BOTH CONTROLLERS

SUPPLY SECTION

I_{CC2}	PFC Consumption Alone, DRV Pin Loaded by 1 nF, On/Off Pin Grounded, LLC Off • 65 kHz Version • 100 kHz Version	19	– –	5.9 6.4	7.4 7.9	mA
I_{CC4}	IC Consumption, Both PFC & LLC DRV Pin Unloaded, $R_t = 70\text{ k}\Omega$ (LLC $F_{SW} = 25\text{ kHz}$) • 65 kHz Version • 100 kHz Version	19	– –	5.9 6.0	7.2 7.3	mA
I_{CC5}	IC Consumption, Both PFC & LLC DRV Pin Loaded by 1 nF, $R_t = 70\text{ k}\Omega$ (LLC $F_{SW} = 25\text{ kHz}$) • 65 kHz Version • 100 kHz Version	19	– –	6.9 7.4	8.6 9.1	mA
I_{CC6}	IC Consumption in Fault Mode from V_{boot} (Drivers Disabled, $V_{boot} > V_{boot(min)}$)	19	–	64	300	μA
I_{CC7}	IC Consumption in OFF Mode from V_{CC} ($\overline{\text{On}}$ /Off Pin is Open)	19	–	–	950	μA

REFERENCE VOLTAGE

$V_{ref-out}$	Reference Voltage for External Threshold Setting @ $I_{out} = 5\text{ mA}$	6	4.75	5	5.25	V
$V_{ref-out}$	Reference Voltage for External Threshold Setting @ $I_{out} = 5\text{ mA} - T_J = 25^\circ\text{C}$	6	4.9	5	5.1	V
$V_{refLineReg}$	V_{CC} Rejection Capability, $I_{out} = 5\text{ mA} - \Delta V_{CC} = 1\text{ V} - T_J = 25^\circ\text{C}$	6	–	0.01	5	mV
$V_{refLoadReg}$	Reference Variation with Load Changes, $1\text{ mA} < I_{ref} < 5\text{ mA} - T_J = 25^\circ\text{C}$	6	–	1.6	7	mV
$I_{ref-out}$	Maximum Output Current Capability	6	5	–	–	mA

NOTE: Maximum capacitance directly connected to V_{REF} pin must be under 100 nF.

DELAY

t_{DEL1}	Turn-On LLC Delay after PFC OK Signal is Asserted	–	10	20	30	ms
t_{DEL2}	Turn-Off LLC after Power Good Pin Goes Low (Note 3)	–	2	5	8	ms

PROTECTIONS

$R_{Pull-up}$	$\overline{\text{On}}$ /Off Pin Pull-Up Resistor	4	–	5	–	$\text{k}\Omega$
$t_{on/off}$	Propagation Delay from On to Off (ML & MU are Off) (Note 4)	4	–	–	1	μs
V_{on}	Low Level Input Voltage on $\overline{\text{On}}$ /Off Pin (NCP1910 is Enabled)	4	–	–	1	V
V_{off}	High Level Input Voltage on $\overline{\text{On}}$ /Off Pin (NCP1910 is Disabled)	4	3	–	–	V
V_{op}	Open Voltage on $\overline{\text{On}}$ /Off Pin	4	–	7	–	V
I_{PG}	Maximum Power Good Pin Sink Current Capability	3	5	–	–	mA
V_{PG}	Power Good Saturation Voltage for $I_{PG} = 5\text{ mA}$	3	–	–	350	mV
I_{PGadj}	Input Bias Current, PGadj Pin	7	–	10	–	nA
V_{PGadjH}	PG Comparator Hysteresis	7	–	100	–	mV
TSD	Temperature Shutdown (Note 4)	–	140	–	–	$^\circ\text{C}$
TSDhyste	Temperature Hysteresis Shutdown	–	–	30	–	$^\circ\text{C}$

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- In normal operation, when the power supply is un-plugged, the bulk voltage goes down. At a first crossed level, the PG pin opens. Later, when the bulk crosses a second level, the LLC turns off. There is no timing link between these events, except the bulk capacitor discharge slope. However, if for an unknown reason the PFC is disabled (fault, short-circuit), the PG pin immediately opens and if sufficient voltage is still present on the bulk (e.g. in high line condition), the LLC will be disabled after a typical time of 5 ms.
- Guaranteed by design.

NCP1910

ELECTRICAL CHARACTERISTICS (continued)

(For typical values $T_J = 25^\circ\text{C}$, for min/max values $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$, Max $T_J = 150^\circ\text{C}$, $V_{CC} = 12\text{ V}$ unless otherwise noted)

Symbol	Rating	Pin	Min	Typ	Max	Unit
--------	--------	-----	-----	-----	-----	------

POWER FACTOR CORRECTION

GATE DRIVE SECTION

R_{POH}	Source Resistance @ $I_{DRV} = -100\text{ mA}$	18	–	9	20	Ω
R_{POL}	Sink Resistance @ $I_{DRV} = 100\text{ mA}$	18	–	6.6	18	Ω
t_{Pr}	Gate Drive Voltage Rise Time from 1.5 V to 10.5 V ($C_L = 1\text{ nF}$)	18	–	60	–	ns
t_{Pf}	Gate Drive Voltage Fall Time from 10.5 V to 1.5 V ($C_L = 1\text{ nF}$)	18	–	40	–	ns

REGULATION BLOCK

V_{PREF}	PFC Voltage Reference	–	2.425	2.5	2.575	V
I_{EA}	Error Amplifier Current Capability	10	–	± 30	–	μA
G_{EA}	Error Amplifier Gain	–	100	200	300	μS
I_B	Bias Current @ $V_{FB} = V_{PREF}$	9	0	–	0.3	μA
V_{CTRL}	Maximum Control Voltage @ $V_{FB} = 2\text{ V}$ Minimum Control Voltage @ $V_{FB} = 3\text{ V}$ $\Delta V_{CTRL} = V_{CTRL(max)} - V_{CTRL(min)}$	10	–	3.6	–	V
$V_{CTRL(max)}$		10	–	0.6	–	
$V_{CTRL(min)}$		10	2.7	3	3.3	
V_{OUTL} / V_{PREF}	Ratio (V_{OUT} Low Detect Threshold / V_{PREF}) (Note 4)	–	94	95	96	%
H_{OUTL} / V_{PREF}	Ratio (V_{OUT} Low Detect Hysteresis / V_{PREF})	–	–	0.5	–	%
$I_{VLD} + I_{EA}$	Source Current when (V_{OUT} Low Detect) is Activated	10	190	230	260	μA

CURRENT SENSE

V_S	Current Sense Pin Offset Voltage, ($I_{CS} = 100\text{ }\mu\text{A}$)	14	–	10	–	mV
$I_{CS(OC)}$	Over-Current Protection Threshold	14	185	200	215	μA

POWER LIMIT

$I_{CS} \times V_{LBO}$	Over Power Limitation Threshold	–	215	275	335	μVA
$I_{CS(OPL1)}$	Over-Power Current Threshold ($V_{LBO} = 1.8\text{ V}$, $V_M = 0\text{ V}$)	–	119	153	187	μA
$I_{CS(OPL2)}$	Over-Power Current Threshold ($V_{LBO} = 3.6\text{ V}$, $V_M = 0\text{ V}$)	–	56	75	99	μA

PULSE WIDTH MODULATION

F_{PSW}	PFC Switching Frequency • 65 kHz Version • 100 kHz Version	18	58 90	65 100	72 110	kHz
$F_{PSW(fold)}$	Minimum Switching Frequency ($V_{fold} = 1.5\text{ V}$, $V_{CTRL} = V_{CTRL(min)} + 0.1\text{ V}$) • 65 kHz Version • 100 kHz Version	18	34 33	39 40	43 46	kHz
DC_{Pmax}	Maximum PFC Duty Cycle	18	–	97	–	%
DC_{Pmin}	Minimum PFC Duty Cycle	18	–	–	0	%
$V_{CTRL(fold)}$	V_{CTRL} Pin Voltage to Start Frequency Foldback ($V_{fold} = 1.5\text{ V}$)	10	1.8	2	2.2	V
$V_{CTRL(foldend)}$	V_{CTRL} Pin Voltage as Frequency Foldback Reducing to the Minimum ($F_{PSW} = F_{PSW(fold)}$, $V_{fold} = 1.5\text{ V}$)	10	1.4	1.6	1.8	V
$V_{fold(max)}$	Maximum Internal Fold Voltage (Note 4)	–	1.97	2	2.03	V

LINE BROWN-OUT DETECTION

V_{LBO}	Line Brown-Out Voltage Threshold	12	0.96	1.00	1.04	V
I_{LBOH}	Line Brown-Out Hysteresis Current Source	12	6	7	8	μA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- In normal operation, when the power supply is un-plugged, the bulk voltage goes down. At a first crossed level, the PG pin opens. Later, when the bulk crosses a second level, the LLC turns off. There is no timing link between these events, except the bulk capacitor discharge slope. However, if for an unknown reason the PFC is disabled (fault, short-circuit), the PG pin immediately opens and if sufficient voltage is still present on the bulk (e.g. in high line condition), the LLC will be disabled after a typical time of 5 ms.
- Guaranteed by design.

NCP1910

ELECTRICAL CHARACTERISTICS (continued)

(For typical values $T_J = 25^\circ\text{C}$, for min/max values $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$, Max $T_J = 150^\circ\text{C}$, $V_{CC} = 12\text{ V}$ unless otherwise noted)

Symbol	Rating	Pin	Min	Typ	Max	Unit
--------	--------	-----	-----	-----	-----	------

POWER FACTOR CORRECTION

LINE BROWN-OUT DETECTION

$t_{LBO(\text{blank})}$	Line Brown-Out Blanking Time	–	25	50	75	ms
$t_{LBO(\text{window})}$	Line Brown-Out Monitoring Window (Note 4)	–	25	50	75	ms
$V_{LBO(\text{clamp})}$	LBO Pin Clamped Voltage if $V_{BO} < V_{LBO\text{OT}}$ during $t_{LBO(\text{BLANK})}$ ($I_{LBO} = 100\ \mu\text{A}$)	12	–	980	–	mV
$V_{LBO\text{H}}$	Hysteresis ($V_{LBO\text{OT}} - V_{LBO(\text{clamp})}$) (Note 4)	12	10	35	60	mV
$I_{LBO(\text{clamp})}$	Current Capability of LBO	12	100	–	–	μA
$V_{LBO(\text{PNP})}$	LBO Pin Voltage when Clamped by the PNP Transistor ($I_{LBO} = 100\ \mu\text{A}$)	12	0.4	0.7	0.9	V
$V_{LBO(\text{PD})}$	Pull Down V_{LBO} Threshold	12	1.8	2	2.2	V
$t_{LBO(\text{Pdlimit})}$	Pull Down V_{LBO} Time Limitation	–	4.5	5	6.1	ms
t_{PFCflag}	Time Delay to Confirm that V_{CTRL} is the Maximum to Pull Down V_{LBO}	–	2.5	5	7.5	ms
$t_{LBO(\text{Pdblank})}$	Pull Down V_{LBO} Blanking Time	–	55	77	90	ms

CURRENT MODULATION

I_{M1}	Multiplier Output Current ($V_{\text{CTRL}} = V_{\text{CTRL}(\text{max})} - 0.2\text{ V}$, $V_{LBO} = 3.6\text{ V}$, $I_{CS} = 50\ \mu\text{A}$)	11	46	58	72	μA
I_{M2}	Multiplier Output Current ($V_{\text{CTRL}} = V_{\text{CTRL}(\text{max})} - 0.2\text{ V}$, $V_{LBO} = 1.2\text{ V}$, $I_{CS} = 150\ \mu\text{A}$)	11	15	19	24.5	μA

OVER-VOLTAGE PROTECTION

V_{OVP1}	Internal Auto Recovery Over Voltage Threshold	9	2.536	2.615	2.694	V
V_{OVP1H}	Hysteresis of Internal Auto Recovery Over Voltage Threshold (Note 4)	9	–	44	60	mV
t_{OVP1}	Propagation Delay ($V_{\text{FB}} = 108\% V_{\text{PREF}}$) to Drive Low	9, 18	–	500	–	ns
V_{OVP2}	External Latched Over Voltage Threshold	8	2.595	2.675	2.755	V
K_{OVPH}	The Difference between V_{OVP2} and V_{OVP1} over V_{PREF} ($(V_{\text{OVP2}} - V_{\text{OVP1}})/V_{\text{PREF}}$)	–	–	2	–	%
t_{DELOVP2}	External Latched OVP Integrating Filter Time Constant	–	–	20	–	μs
$I_{b,\text{OVP2}}$	Input Bias Current, OVP2	8	–	10	–	nA

UNDER-VOLTAGE PROTECTION

$V_{\text{UVP}(\text{on})}/V_{\text{PREF}}$	UVP Activate Threshold Ratio	9	4	8	12	%
$V_{\text{UVP}(\text{off})}/V_{\text{PREF}}$	UVP Deactivate Threshold Ratio	9	6	12	18	%
$V_{\text{UVP}(\text{H})}$	UVP Lockout Hysteresis	9	–	4	–	%
t_{UVP}	Propagation Delay ($V_{\text{FB}} < 8\% V_{\text{PREF}}$) to Drive Low	9–18	–	7	–	μs

PFC ABNORMAL

$t_{\text{PFCabnormal}}$	PFC Abnormal Delay Time ($V_{\text{CTRL}} = V_{\text{CTRL}(\text{max})}$ or $V_{\text{CTRL}} = V_{\text{CTRL}(\text{min})} - 0.1\text{ V}$)	–	1	1.5	2.1	sec
--------------------------	--	---	---	-----	-----	-----

LLC CONTROL SECTION

OSCILLATOR

$F_{\text{Lsw},\text{min}}$	Minimum Switching Frequency, $R_t = 70\ \text{k}\Omega$ on R_t Pin	2	24.25	25	25.75	kHz
-----------------------------	--	---	-------	----	-------	-----

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- In normal operation, when the power supply is un-plugged, the bulk voltage goes down. At a first crossed level, the PG pin opens. Later, when the bulk crosses a second level, the LLC turns off. There is no timing link between these events, except the bulk capacitor discharge slope. However, if for an unknown reason the PFC is disabled (fault, short-circuit), the PG pin immediately opens and if sufficient voltage is still present on the bulk (e.g. in high line condition), the LLC will be disabled after a typical time of 5 ms.
- Guaranteed by design.

NCP1910

ELECTRICAL CHARACTERISTICS (continued)

(For typical values $T_J = 25^\circ\text{C}$, for min/max values $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$, Max $T_J = 150^\circ\text{C}$, $V_{CC} = 12\text{ V}$ unless otherwise noted)

Symbol	Rating	Pin	Min	Typ	Max	Unit
--------	--------	-----	-----	-----	-----	------

LLC CONTROL SECTION

OSCILLATOR

F_{Lsw}	Switching Frequency, $DT_L = 300\text{ ns}$, $R_t = 7\text{ k}\Omega$ on R_t Pin	2	208	245	282	kHz
$F_{Lsw,max}$	Maximum Switching Frequency, $DT_L = 300\text{ ns}$, $R_t = 3.5\text{ k}\Omega$ on R_t Pin	2	424	500	575	kHz
DC_L	Operating Duty-Cycle Symmetry	23, 20	48	50	52	%
V_{refRt}	Reference Voltage for Oscillator Charging Current Generation	2	3.33	3.5	3.67	V
R_{SS}	Discharge Switch Resistance	1	–	70	–	Ω
SS_{RST}	Soft-Start Reset Voltage	1	–	200	–	mV
V_{Skip}	Skip Cycle Threshold, B Version Only	16	350	400	450	mV
$V_{skip,hyste}$	Hysteresis Level on Skip Cycle Comparator, B Version Only	16	–	50	–	mV

DRIVE OUTPUT

T_{Lr}	Output Voltage Rise-Time @ $C_L = 1\text{ nF}$, 10–90% of Output Signal	23, 20	–	40	–	ns
T_{Lf}	Output Voltage Fall-Time @ $C_L = 1\text{ nF}$, 10–90% of Output Signal	23, 20	–	20	–	ns
R_{LOH}	Source Resistance	23, 20	–	12	26	Ω
R_{LOL}	Sink Resistance	23, 20	–	5	11	Ω
DT_L	Dead Time, Measured between 50% of the Rise and Fall Edge	23, 20	268	327	386	ns
$I_{HV,leak}$	Leakage Current on High Voltage Pins to GND (600 Vdc)	22, 23, 24	–	–	5	μA

PROTECTIONS

I_{BOadj}	Input Bias Current, BOadj Pin	5	–	15	–	nA
V_{BOadjH}	BO Comparator Hysteresis	5	–	100	–	mV
t_{BOK}	BO Comparator Integrating Filter Time Constant from High to Low	5	–	150	–	μs
$t_{BONOTOK}$	BO Comparator Integrating Filter Time Constant from Low to High	5	–	20	–	μs
V_{CS1}	Current-Sense Pin Level that Resets the Soft-Start Capacitor	15	0.95	1	1.05	V
V_{CS2}	Current-Sense Pin Level that Permanently Latches Off the Circuit	15	1.42	1.5	1.58	V
t_{CS}	Propagation Delay from VCS1/2 Activation to Respective Action	15	–	–	500	ns

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- In normal operation, when the power supply is un-plugged, the bulk voltage goes down. At a first crossed level, the PG pin opens. Later, when the bulk crosses a second level, the LLC turns off. There is no timing link between these events, except the bulk capacitor discharge slope. However, if for an unknown reason the PFC is disabled (fault, short-circuit), the PG pin immediately opens and if sufficient voltage is still present on the bulk (e.g. in high line condition), the LLC will be disabled after a typical time of 5 ms.
- Guaranteed by design.

NCP1910

TYPICAL CHARACTERISTICS




Figure 6. V_{CC(on)} and V_{CC(min)} vs. Temperature




Figure 7. V_{boot(on)} and V_{boot(min)} vs. Temperature




Figure 8. I_{startup} vs. Temperature




Figure 9. I_{CC7} vs. Temperature




Figure 10. V_{ref-out} vs. Temperature




Figure 11. V_{ref-out} @ 25°C vs. I_{ref-out}

NCP1910

TYPICAL CHARACTERISTICS




Figure 12. V_{on} and V_{off} vs. Temperature




Figure 13. R_{POH} and R_{POL} vs. Temperature




Figure 14. V_{PREF} , V_{OVP1} , and V_{OVP2} vs. Temperature




Figure 15. $I_{EA(source)}$ vs. Temperature




Figure 16. $I_{EA(sink)}$ vs. Temperature




Figure 17. G_{EA} vs. Temperature

NCP1910

TYPICAL CHARACTERISTICS




Figure 18. V_{CTRL(max)} vs. Temperature




Figure 19. ΔV_{CTRL} vs. Temperature




Figure 20. I_{VLD}+I_{EA} vs. Temperature




Figure 21. I_{CS(OPP)} vs. Temperature




Figure 22. I_{CS(OPL1)} vs. Temperature




Figure 23. I_{CS(OPL2)} vs. Temperature

TYPICAL CHARACTERISTICS




Figure 24. F_{PSW} vs. Temperature




Figure 25. $F_{PSW(fold)}$ vs. Temperature




Figure 26. V_{LBOT} vs. Temperature




Figure 27. I_{LBOH} vs. Temperature




Figure 28. $V_{UVP(on)}/V_{PREF}$ and $V_{UVP(off)}/V_{PREF}$ vs. Temperature




Figure 29. $F_{LSW,min}$ vs. Temperature

NCP1910

TYPICAL CHARACTERISTICS




Figure 30. F_{LSW} vs. Temperature




Figure 31. $F_{LSW,max}$ vs. Temperature




Figure 32. V_{refRt} vs. Temperature




Figure 33. SS_{RST} vs. Temperature




Figure 34. V_{skip} vs. Temperature




Figure 35. $R_{LOH,ML}$ and $R_{LOL,ML}$ vs. Temperature

TYPICAL CHARACTERISTICS




Figure 36. R_{LOH,MU} and R_{LOL,MU} vs. Temperature




Figure 37. DT_L vs. Temperature




Figure 38. V_{CS1} vs. Temperature




Figure 39. V_{CS2} vs. Temperature




Figure 40. t_{CS} vs. Temperature

APPLICATION INFORMATION

The NCP1910 represents a new generation of control circuit, associating two individual cores performing the functions of Continuous Conduction Mode (CCM) Power Factor Correction (PFC) and LLC resonant control. These cores interact together and implement handshake functions in normal operating conditions but also when a fault appears. Based on the ON Semiconductor proprietary high-voltage technology, the LLC section can drive the high-side MOSFET of the LLC half-bridge without the need of a gate-drive transformer.

Power Factor Correction

- **Compactness and Flexibility:** the NCP1910 requires a minimum of external components to perform a CCM PFC operation. In particular, the circuit scheme simplifies the PFC stage design. In addition, the circuit offers some functions like the line brown-out detection or true power limiting capability that enable the optimization of the PFC design.
- **Low Consumption and Shutdown Capability:** the NCP1910 is optimized to consume a small current in all operation modes. The consumed current is particularly reduced during the start-up phase and in shutdown mode so that the power losses are minimized when the circuit is disabled. This feature helps meet stringent stand-by low power specifications. Grounding the Feed-back pin can force the circuit to enter standby but the on/off pin can also serve this purpose.
- **Maximum Current Limit:** the circuit permanently senses the inductor current and immediately turns off the power switch if it is higher than the set current limit. The NCP1910 also prevents any turn on of the power switch as long as the inductor current is not below its maximum permissible level. This feature protects the MOSFET from possible excessive stress that could result from the switching of a current higher than the one the power switch is dimensioned for. In particular, this scheme effectively protects the PFC stage during the start-up phase when large in-rush currents charge the bulk capacitor.
- **Under-Voltage Protection for Open Loop Protection:** the circuit detects when the feed-back voltage goes below than about 8% of the regulation level. In this case, the circuit turns off and its consumption drops to a very low value. This feature protects the PFC stage from starting operation in case of low ac line conditions or in case of a failure in the feed-back network (i.e. bad connection). In case the UVP circuitry is activated, the Power Good signal is disabled and the LLC circuit stops immediately.
- **Fast Transient Response:** given the low bandwidth of the regulation block, the output voltage of PFC stages may exhibit excessive over or under-shoots because of

abrupt load or input voltage variations (e.g. at start up). If the bulk voltage is too far from the regulation level:

- ♦ **Over-Voltage Protection:** NCP1910 turns off the power switch as soon as V_{bulk} exceeds the OVP threshold (105% of the regulation level). This is an auto-recovery function.
- ♦ **Dynamic Response Enhancer:** NCP1910 drastically speeds up the regulation loop by its internal 200 μA current source, activated when the bulk voltage drops below 95% of its regulation level.
- **Line Brown-Out Detection:** the circuit detects low ac line conditions and disables the PFC stage in this case. This protection mainly protects the power switch from the excessive stress that could damage it in such conditions.
- **Over-Power Limitation:** the NCP1910 computes the maximum permissible current in dependence of the average input voltage measured by the brown-out block. It is the second OCP with a threshold that is line dependent. When the circuit detects an excessive power transfer, it resets the driver output immediately.
- **Redundant Over-Voltage Protection:** As a redundant safety feature, the NCP1910 offers a second latched OVP whose input is available on OVP2 pin. If the voltage on this pin is above the maximum allowable voltage, the PFC and the LCC are latched off.
- **PFC Abnormal Protection:** When PFC faces an abnormal situation so that the bulk voltage is under regulation longer than the allowable timing, the PFC and LLC are latched off.
- **Frequency Foldback:** in light output loading conditions, the user has the ability to program a point on the V_{CTRL} pin where the oscillator frequency is gradually reduced. This helps to maintain an adequate efficiency on the PFC power stage alone.
- **Soft-Start:** to offer a clean start-up sequence and limit both the stress on the power MOSFET and the bulk voltage overshoot, a 30 μA current source charges the compensation network installed on V_{CTRL} pin and makes V_{CTRL} raise gradually.
- **Output Stage Totem Pole:** the NCP1910 incorporates a $\pm 1.0\text{ A}$ gate driver to efficiently drive TO220 or TO247 power MOSFETs.

LLC Controller

- **Wide Frequency Operation:** the part can operate to a frequency up to 500 kHz by connecting a resistive network from R_t pin to ground. One resistor sets the maximum switching frequency whereas a second resistor set the minimum frequency.

- **On Board Dead Time:** to eliminate the shoot-through on the half-bridge leg, a dead time is included in the controller (see DT_L parameter).
- **Soft-Start:** a dedicated pin discharges a capacitor to ground upon start-up to offer a smooth output voltage ramp up. The start-up frequency is the maximum set by the resistor connected between R_t pin and SS pin. The capacitor connected from R_t pin to ground fixes the soft start duration. In fault mode, when the voltage on CS/FF pin exceeds a typical value of 1 V, the soft-start pin is immediately discharged and a re-start at high frequency occurs.
- **Skip Cycle Operation:** to avoid any frequency runaway in light conditions but also to improve the standby power consumption, the NCP1910B welcomes a skip input (Skip pin) which permanently observes the opto-coupler collector. If this pin senses a low voltage, it cuts the LLC output pulses until the collector goes up again. The NCP1910A does not offer the skip capability and routes the analog ground on pin 16 instead.
- **High-Voltage Drivers:** capitalizing on ON Semiconductor technology, the LLC controller includes a high-voltage section allowing a direct connection to the high-voltage rail. The MOSFET leg can therefore be directly driven without using a gate-drive transformer.
- **Fault Protection:** as explained in the above lines, the CS/FF pin combines a two-level protection circuit. If the level crosses the first level (1 V), the LLC converter immediately increases its switching frequency to the maximum set by the external resistive divider connected on R_t pin. This is an auto-recovery protection mode. In case the fault is more severe, the signal on the CS/FF pin crosses the second threshold (1.5 V) and latches off the whole combo controller. Reset occurs via an UVLO detection on V_{CC} , a reset on the on/off pin or a brown-out detection on the PFC stage. This latter confirms that the user has unplugged and re-plugged the power supply.

Combo Management

- **Start-Up Delay:** the PFC start-up sequence often generates an output overshoot followed by damped oscillations. To make sure the PFC output voltage is fully stabilized before starting the LLC converter, a 20 ms delay is inserted after the internal PFC_ok

signal is asserted. This delay is always reset when the combo is started from a V_{CC} ULVO, line brown-out condition or via the on/off pin.

- **Power Good Signal:** the power good signal (PG) is intended to instruct the downstream circuitry installed on the isolated secondary side that the combo is working. Once the PFC has started, an internal “PFC_OK” signal is asserted. 20 ms later, the PG pin is brought low. This signal can now disappear in two cases: the bulk voltage decreases to an abnormal level, programmed by a reference voltage imposed on PG_{adj} pin. This level is usually above the LLC turn-off voltage, programmed by BO_{adj} pin. Therefore, in a normal turn-off sequence, PG first drops and signals the secondary side that it must be prepared for shutdown. The second event that can drop the PG signal is when the PFC experiences a fault: broken feedback path, severe overload. In this case, the PG signal is immediately asserted high and a 5 ms timer starts. Once this timer is elapsed, the LLC converter can be safely halted.
- **Latched Event:** in the event of a severe operating condition, the PFC can be latched (OVP2 pin) and/or the LLC controller also (CS/FF pin). In either case, the whole combo controller is locked and can only be reset via a V_{CC} UVLO, line brown-out or a level transition on pin on/off.
- **Thermal Shutdown:** an internal thermal circuitry disables the circuit gate drive and then keeps the power switch off when the junction temperature exceeds 140°C typically. The circuit resumes operation once the temperature drops below about 110°C (30°C hysteresis).

Principle of NCP1910 Scheme

PFC Section

A CCM PFC boost converter is shown in Figure 41. The input voltage is a rectified 50 Hz or 60 Hz sinusoidal signal. The MOSFET is switching at a high frequency (typically 65 kHz in NCP1910) so that the inductor current I_L basically consists of high and low-frequency components.

Filter capacitor C_{in} is an essential and very small value capacitor in order to eliminate the high-frequency component of the inductor I_L . This filter capacitor cannot be too bulky because it can pollute the power factor by distorting the rectified sinusoidal input voltage.




Figure 41. CCM PFC Boost Converter

PFC Methodology

The NCP1910 uses a proprietary PFC methodology particularly designed for CCM operation. The PFC methodology is described in this section.




Figure 42. Inductor Current in CCM

As shown in Figure 42, the inductor current I_L in a switching period T includes a charging phase for duration t_1 and a discharging phase for duration t_2 . The voltage conversion ratio is obtained in Equation 1.

$$\frac{V_{bulk}}{V_{in}} = \frac{t_1 + t_2}{t_2} = \frac{T}{T - t_1} \tag{eq. 1}$$

$$V_{in} = \frac{T - t_1}{T} V_{bulk}$$

Where:

- ◆ V_{bulk} is the output voltage of PFC stage,
- ◆ V_{in} is the rectified input voltage,
- ◆ T is the switching period,
- ◆ t_1 is the MOSFET on time, and
- ◆ t_2 is the MOSFET off time.

The input filter capacitor C_{in} and the front-ended EMI filter absorbs the high-frequency component of inductor current I_L . It makes the input current I_{in} a low-frequency signal only of the inductor current.

$$I_{in} = I_{L-50} \tag{eq. 2}$$

Where:

- ◆ I_{in} is the input AC current.
- ◆ I_L is the inductor current.
- ◆ I_{L-50} supposes a 50 Hz operation. The suffix 50 means it is with a 50 Hz bandwidth of the original I_L .

From Equations 1 and 2, the input impedance Z_{in} is formulated.

$$Z_{in} = \frac{V_{in}}{I_{in}} = \frac{T - t_1}{T} \frac{V_{bulk}}{I_{L-50}} \tag{eq. 3}$$

where: Z_{in} is input impedance.

Power factor is corrected when the input impedance Z_{in} in Equation 3 is constant or varies slowly in the 50 or 60 Hz bandwidth.




Figure 43. PFC Duty Modulation and Timing Diagram

The PFC modulation and timing diagram is shown in Figure 43. The MOSFET on time t_1 is generated by the intersection of reference voltage V_{PREF} and ramp voltage V_{ramp} . A relationship in Equation 4 is obtained.

$$V_{ramp} = V_M + \frac{I_{ch} t_1}{C_{ramp}} = V_{PREF} \tag{eq. 4}$$

Where:

- ◆ V_{ramp} is the internal ramp voltage, the positive input of the PFC modulation comparator,
- ◆ V_M is the multiplier voltage appearing on V_M pin,
- ◆ I_{ch} is the internal charging current,
- ◆ C_{ramp} is the internal ramp capacitor, and
- ◆ V_{PREF} is the internal reference voltage, the negative input of the PFC modulation comparator.

I_{ch} , C_{ramp} , and V_{PREF} also act as the ramp signal of switching frequency. Hence the charging current I_{ch} is specially designed as in Equation 5. The multiplier voltage V_M is therefore expressed in terms of t_1 in Equation 6.

$$I_{ch} = \frac{C_{ramp}V_{PREF}}{T} \quad (\text{eq. 5})$$

$$V_M = V_{PREF} - \frac{t_1}{C_{ramp}} \frac{C_{ramp}V_{PREF}}{T} = V_{PREF} \frac{T - t_1}{T} \quad (\text{eq. 6})$$

From Equation 3 and Equation 6, the input impedance Z_{in} is re-formulated in Equation 7.

$$Z_{in} = \frac{V_M}{V_{PREF}} \frac{V_{bulk}}{I_{L-50}} \quad (\text{eq. 7})$$

Because V_{PREF} and V_{bulk} are roughly constant versus time, the multiplier voltage V_M is designed to be

proportional to the I_{L-50} in order to have a constant Z_{in} for PFC purpose. It is illustrated in Figure 44.




Figure 44. Multiplier Voltage Timing Diagram

It can be seen in the timing diagram in Figure 43 that V_M originally consists of a switching frequency ripple coming from the inductor current I_L . The duty ratio can be inaccurately generated due to this ripple. This modulation is the so-called “peak current mode”. Hence, an external capacitor C_M connected to the multiplier voltage V_M pin is essential to bypass the high-frequency component of V_M . The modulation becomes the so-called “average current mode” with a better accuracy for PFC.




Figure 45. The Multiplier Voltage Pin Configuration

The multiplier voltage V_M is generated according to Equation 8.

$$V_M = \frac{R_M I_{CS} (V_{LBO})^2}{4(V_{CTRL} - V_{CTRL(min)})} \quad (\text{eq. 8})$$

Where:

- ◆ R_M is the external multiplier resistor connected to V_M pin, which is constant.
- ◆ V_{LBO} is the input voltage signal appearing on the LBO pin, which is proportional to the rms input voltage,
- ◆ I_{CS} is the sense current proportional to the inductor current I_L as described in Equation 13.

- ◆ V_{CTRL} is the control voltage signal, the output voltage of Operational Trans-conductance Amplifier (OTA), as described in Equation 17.
- ◆ $V_{CTRL(min)}$ is not only the minimum operating voltage of V_{CTRL} but also the offset voltage for the PFC current modulation.

R_M directly limits the maximum input power capability. Also, due to the V_{in}^2 feed-forward feature, where the V_{LBO} is squared, the transfer function and the power delivery is independent from the ac line level. The relationship between V_{CTRL} and power delivery will be depicted later on.

Line Brown-Out Protection




Figure 46. The Line Brown-Out Configuration

As shown in Figure 46, the Line Brown-Out pin (represented LBO pin) as receives a portion of the input voltage (V_{in}). As V_{in} is a rectified sinusoid, a capacitor must integrate the ac line ripple so that a voltage proportional to the average value of V_{in} is applied to the brown-out pin.

The main function of the LBO block is to detect too low input voltage conditions. A $7\ \mu\text{A}$ current source lowers the LBO pin voltage when a brown-out condition is detected. This is for hysteresis purpose as required by this function.

In nominal operation, the voltage applied to LBO pin must be above the internal reference voltage, V_{LBOT} (1 V typically). In this case, the output of the LBO comparator $V_{LBOcomp}$ is low.

Conversely, if V_{LBO} goes below 1 V, $V_{LBOcomp}$ turns high and a 980 mV voltage source, $V_{LBO(clamp)}$, is connected to the LBO pin to maintain the pin level near 1 V. Then a 50 ms blanking delay, $t_{LBO(blank)}$, is activated during which no fault is detected. The main goal of the 50 ms lag is to help meet the hold-up requirements. In case of a short mains interruption, no fault is detected and hence, both PFC and LLC keep operating. In addition, LBO pin being kept at 980 mV, there is almost no extra delay between the line recovery and the occurrence of a proper voltage applied to LBO pin, that otherwise would exist because of the large capacitor typically placed between LBO pin and ground to filter the input voltage ripple. As a result, the NCP1910 effectively “blanks” any mains interruption that is shorter than 25 ms (minimum guaranteed value of the 50 ms timer).

At the end of this blanking delay ($t_{LBO(blank)}$), another timer is activated that sets a 50 ms window during which a fault can be detected. This is the role of the $t_{LBO(window)}$ in Figure 46:

- If $V_{LBOcomp}$ is high during the second 50 ms delay ($t_{LBO(window)}$), a line brown-out condition is confirmed and PFC_BO signal is asserted high.
- If $V_{LBOcomp}$ remains low for the duration of the $t_{LBO(window)}$, no fault is detected.

When the PFC_BO signal is high:

- The PFC driver is disabled, and the V_{CTRL} pin is grounded to recover operation with a soft-start when the fault has gone.
- The $V_{LBO(clamp)}$ voltage source is removed from LBO pin.
- The I_{LBOH} current source ($7\ \mu\text{A}$ typically) is enabled that lowers the LBO pin voltage for hysteresis purpose.

At startup, a pnp transistor ensures that the LBO pin voltage remains below when: $V_{CC} < UVLO$ or ON/OFF pin is released open or UVP or Thermal Shutdown. This is to guarantee that the circuit starts operation in the right state, which is “PFC_BO” high. When the NCP1910 is ready to work, the pnp transistor turns off and the circuit enables the I_{LBOH} .

Also, I_{LBOH} is enabled whenever the part is in off mode, but at startup, I_{LBOH} is disabled until V_{CC} reaches $V_{CC(on)}$.

Line Brown-Out Network Calculation

If the line brown-out network is connected to the voltage after bridge diode, the monitored voltage can be very different depending on the phase:

- Before operation, the PFC stage is off and the input bridge acts as a peak detector. As a consequence, the input voltage is approximately flat and nearly equates

the ac line amplitude: $\langle V_{in} \rangle = \sqrt{2} V_{ac,rms}$, where $V_{ac,rms}$ is the rms voltage of the line. As depicted in previous section, the I_{LBOH} turns on before PFC operates for the purpose of adjustable line brown-out hysteresis; hence, the average voltage applied to LBO pin is:

$$V_{LBO} = \sqrt{2} V_{ac,rms} \frac{R_{LBOL}}{R_{LBOU} + R_{LBOL}} - I_{LBOH} \cdot \frac{R_{LBOU} \cdot R_{LBOL}}{R_{LBOU} + R_{LBOL}}$$

If $R_{LBOL} \ll R_{LBOU}$,

$$V_{LBO} \approx \sqrt{2} V_{ac,rms} \frac{R_{LBOL}}{R_{LBOU} + R_{LBOL}} - I_{LBOH} R_{LBOL} \quad (\text{eq. 9})$$

- After the PFC stage has started operation, the input voltage becomes a rectified sinusoid and the average voltage becomes $\langle V_{in} \rangle = (2/\pi) \sqrt{2} V_{ac,rms}$, which decays $2/\pi$ of the peak value of rms input voltage. Hence, the average voltage applied to LBO pin is: $\langle V_{LBO} \rangle = (2/\pi) \sqrt{2} V_{ac,rms} \frac{R_{LBOL}}{(R_{LBOU} + R_{LBOL})}$. And because of the ripple on the LBO pin, the minimum value of V_{LBO} is around:

$$V_{LBO} = \frac{2}{\pi} \sqrt{2} V_{ac,rms} \frac{R_{LBOL}}{R_{LBOU} + R_{LBOL}} \times \left(1 - \frac{f_{LBO}}{3f_{line}} \right) \quad (\text{eq. 10})$$

Where:

- ♦ f_{LBO} is the sensing network pole frequency.

$$f_{LBO} = \frac{R_{LBOU} + R_{LBOL}}{2\pi R_{LBOU} R_{LBOL} C_{LBO}}$$

- ♦ f_{line} is the line frequency.
- ♦ R_{LBOL} is low side resistor of the dividing resistors between LBO pin and ground.
- ♦ R_{LBOU} is upper side resistor of the dividing resistors between V_{in} and LBO pin.

The term $1 - \frac{f_{LBO}}{3f_{line}}$ of Equation 10 enables to take into

account the LBO pin voltage ripple (first approximation).

If as a rule of the thumb, we will assume that $f_{LBO} = \frac{f_{line}}{10}$.

Re-arranging the Equation 9 and 10, the network connected to LBO pin can be calculated with the following equations:

$$R_{LBOL} = \left[\frac{1}{1 - \frac{f_{LBO}}{3f_{line}}} \cdot \frac{\pi}{2} \cdot \frac{V_{ac,on}}{V_{ac,off}} - 1 \right] \cdot \frac{V_{LBOT}}{I_{LBOH}} \quad (\text{eq. 11})$$

$$\cong \left(\frac{1}{0.967} \cdot \frac{\pi}{2} \cdot \frac{V_{ac,on}}{V_{ac,off}} - 1 \right) \cdot \frac{V_{LBOT}}{I_{LBOH}}$$

$$R_{LBOU} = \left(\frac{\sqrt{2} \cdot V_{ac,on}}{I_{LBOH} R_{LBOL} + V_{LBOT}} - 1 \right) R_{LBOL} \quad (\text{eq. 12})$$

Where:

- ♦ $V_{ac,on}$ is the rms ac voltage to starts PFC operating.
- ♦ $V_{ac,off}$ the rms ac voltage for line brown-out detection.

PFC Current Sense




Figure 47. PFC Current Sensing Configuration

The device senses the inductor current I_L by the current sense scheme in Figure 47. The device maintains the voltage at CS pin to be zero voltage, i.e. $V_{CS} = 0$ V, so that

$$I_{CS} = \frac{R_{SENSE}}{R_{CS}} I_L \quad (\text{eq. 13})$$

Where:

- ♦ R_{SENSE} is the sense resistor to sense I_L .
- ♦ R_{CS} is the offset resistor between CS pin and R_{SENSE} .

This scheme has the advantage of the minimum number of components for current sensing. The sense current I_{CS} represents the inductor current I_L and will be used in the PFC duty modulation to generate the multiplier voltage V_M , Over-Power Limitation (OPL), and Over-Current Protection. Equation 13 would insist in the fact that it provides the flexibility in the R_{SENSE} choice and that it allows to detect in-rush currents.

PFC Over-Current Protection (OCP)

PFC Over-current Protection is reached when I_{CS} is larger than $I_{S(OCP)}$ (200 μ A typical). The offset voltage of the CS pin is typical 10 mV and it is neglected in the calculation. Hence, the maximum OCP inductor current threshold $I_{L(OCP)}$ is obtained in Equation 14.

$$I_{L(OCP)} = \frac{R_{CS} I_{S(OCP)}}{R_{SENSE}} = \frac{R_{CS}}{R_{SENSE}} \times 200 \mu\text{A} \quad (\text{eq. 14})$$

When over-current protection threshold is reached, the PFC drive goes low. The device automatically resumes operation when the inductor current goes below the threshold.

PFC Over-Power Limitation (OPL)

This is a second OCP with a threshold that is line dependent. Sense current I_{CS} represents the inductor current I_L and hence represents the input current approximately. Input voltage signal V_{LBO} represents the rms input voltage. The product $(I_{CS} \times V_{LBO})$ represents an approximated input power $(I_L \times V_{ac})$. It is illustrated in Figure 48.




Figure 48. PFC Over-Power Limitation Configuration

When the product $(I_{CS} \times V_{LBO})$ is greater than a permissible level $275 \mu\text{VA}$, the device turns off the PFC driver so that the input power is limited. The OPL is automatically deactivated when the product $(I_{CS} \times V_{LBO})$ is lower than the $275 \mu\text{VA}$ level. This $275 \mu\text{VA}$ level corresponds to the approximated input power $(I_L \times V_{ac})$ to be smaller than the particular expression in Equation 15.

$$I_{CS} V_{LBO} < 275 \mu\text{VA} \tag{eq. 15}$$

$$\left(I_L \frac{R_{SENSE}}{R_{CS}} \right) \times \left(\frac{2\sqrt{2} K_{LBO}}{\pi} \cdot V_{ac} \right) < 275 \mu\text{VA}$$

$$I_L \cdot V_{ac} < \frac{R_{CS} \cdot \pi}{R_{SENSE} \cdot K_{LBO}} \cdot 97 \mu\text{VA}$$

Where

$$K_{LBO} = \frac{R_{LBOL}}{R_{LBOU} + R_{LBOL}}$$

PFC Reference Section

The internal reference voltage (V_{PREF}) is trimmed to be $\pm 2\%$ accurate over the temperature range (the typical value is 2.5 V). V_{PREF} is the reference used for the regulation of PFC section.

PFC Feedback and Compensation




Figure 49. V_{CTRL} Type-2 Compensation

The output voltage V_{bulk} of the PFC circuits is sensed at FB pin via the resistor divider (R_{FBL} and R_{FBU}) as shown in Figure 49. V_{bulk} is regulated as described in Equation 16.

$$V_{bulk} = V_{PREF} \frac{R_{FBU} + R_{FBL}}{R_{FBL}} \tag{eq. 16}$$

The feedback signal V_{FB} represents the output voltage V_{bulk} and will be used in the output voltage regulation, Over-Voltage Protection (OVP), fast transient response, and Under-Voltage Protection (UVP)

The Operational Trans-conductance Amplifier (OTA) constructs a control voltage, V_{CTRL} , depending on the output power and hence V_{bulk} . The operating range of V_{CTRL} is from $V_{CTRL(min)}$ to $V_{CTRL(max)}$. The signal used for PFC duty modulation is after decreasing a offset voltage, $V_{CTRL(min)}$, i.e. $V_{CTRL} - V_{CTRL(min)}$.

This control voltage V_{CTRL} is a roughly constant voltage that comes from the PFC output voltage V_{bulk} that is a slowly varying signal. The bandwidth of V_{CTRL} can be additionally limited by inserting the external type-2 compensation components (that are R_Z , C_Z , and C_P as shown in Figure 49). It is recommended to limit cross over frequency of open loop system below 20 Hz typically if the input ac voltage is 50 Hz to achieve power factor correction purpose.

The transformer of V_{bulk} to V_{CTRL} is as described in Equation 16 if $C_Z \gg C_P$. G_{EA} is the error amplifier gain.

$$\frac{V_{CTRL}}{V_{bulk}} = \frac{R_{FBL} \cdot G_{EA} R_Z}{R_{FBL} + R_{FBU}} \cdot \frac{1 + sR_Z C_Z}{sR_Z C_Z (1 + sR_Z C_P)} \tag{eq. 17}$$

PFC Power Analysis and V_{in}^2 Feed-Forward

From Equation 7 through 13, the input impedance Z_{in} is re-formulated in Equation 18.

$$Z_{in} = \frac{2R_M R_{SENSE} \cdot K_{LBO}^2 \cdot V_{ac}^2 \cdot V_{bulk} I_L}{\pi^2 R_{CS} \cdot (V_{CTRL} - V_{CTRL(min)}) \cdot V_{PREF} I_{L-50}} \quad (\text{eq. 18})$$

When I_L is equal to I_{L-50} , Equation 18 is re-formulated in Equation 19.

$$Z_{in} = \frac{2R_M R_{SENSE} \cdot K_{LBO}^2 \cdot V_{ac}^2 \cdot V_{bulk}}{\pi^2 R_{CS} \cdot (V_{CTRL} - V_{CTRL(min)}) \cdot V_{PREF}} \quad (\text{eq. 19})$$

The multiplier capacitor C_M is the one to filter the high-frequency component of the multiplier voltage V_M . The high-frequency component is basically coming from the inductor current I_L . On the other hand, the input filter capacitor C_{in} similarly removes the high-frequency component of inductor current I_L . If the capacitors C_M and C_{in} match with each other in terms of filtering capability, I_L becomes I_{L-50} . Input impedance Z_{in} is roughly constant over the bandwidth of 50 or 60 Hz and power factor is corrected.

Input and output power (P_{in} and P_{out}) are derived in Equations 20 and 21 when the circuit efficiency η is obtained or assumed. The variable V_{ac} stands for the rms input voltage.

$$P_{in} = \frac{V_{ac}^2}{Z_{in}} = \frac{\pi^2 \cdot R_{CS} \cdot (V_{CTRL} - V_{CTRL(min)}) \cdot V_{PREF}}{2R_M R_{SENSE} K_{LBO}^2 \cdot V_{bulk}} \propto \frac{(V_{CTRL} - V_{CTRL(min)})}{V_{bulk}} \quad (\text{eq. 20})$$

$$P_{in} = \eta P_{in} = \eta \frac{\pi^2 \cdot R_{CS} \cdot (V_{CTRL} - V_{CTRL(min)}) \cdot V_{PREF}}{2R_M R_{SENSE} K_{LBO}^2 \cdot V_{bulk}} \propto \frac{(V_{CTRL} - V_{CTRL(min)})}{V_{bulk}} \quad (\text{eq. 21})$$

Because of the V_{in}^2 feed-forward, the power delivery is independent from input voltage. Hence the transfer function of power stage is independent from input voltage, which eases the compensation loop design.

PFC Frequency Foldback

NCP1910 implements frequency foldback feature on PFC section to improve the efficiency at light load. Thanks to V_{in}^2 feed-forward feature, the output power is proportional to the $(V_{CTRL} - V_{CTRL(min)})$. The PFC frequency foldback is hence done by comparing $(V_{CTRL} - V_{CTRL(min)})$ with V_{fold} , the voltage on Fold pin.

The simplified block diagram of PFC frequency foldback feature is depicted in Figure 50.




Figure 50. The PFC Frequency Foldback Block