

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







# 2A Very Low Ron Switches at Low Vin Voltage

The NCP439 is a very low Ron MOSFET controlled by external logic pin, allowing optimization of battery life, and portable device autonomy.

This load switch is a best in class in term of  $R_{DS(on)}$  optimization at low  $V_{IN}$  voltage.

Due to a current consumption optimization with PMOS structure, leakage currents are eliminated by isolating connected IC's on the battery when not used.

Output discharge path is also embedded to eliminate residual voltages on the output.

Proposed in wide input voltage range from 1.0 V to 3.6 V, and a very small 0.96 x 0.96 mm WLCSP4, 0.5 mm pitch.

#### **Features**

- 1 V 3.6 V Operating Range
- 37 m $\Omega$  P MOSFET at 1.8 V
- DC Current Up to 2 A
- Output Auto-Discharge
- Active High EN Pin
- WLCSP4 0.96 x 0.96 mm
- This is a Pb–Free Device

#### **Typical Applications**

- Mobile Phones
- Tablets
- Digital Cameras
- GPS
- Portable Devices



## ON Semiconductor®

#### www.onsemi.com

## MARKING DIAGRAM




WLCSP4 CASE 567FG



AY = Specific Device Code A = Assembly Location

Y = Year W = Wafer Lot


#### **PIN DIAGRAM**



(Top View)

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 8 of this data sheet.



**Figure 1. Typical Application Circuit** 

## PIN FUNCTION DESCRIPTION

| Pin Name | Pin Number | Туре   | Description  |  |
|----------|------------|--------|--|--|
| IN       | A2         | POWER  | Load–switch input voltage; connect a 0.1 $\mu\text{F}$ or greater ceramic capacitor from IN to GND as close as possible to the IC. |  |
| GND      | B1         | POWER  | Ground connection.   |  |
| EN       | B2         | INPUT  | Enable input, logic high turns on power switch.  |  |
| OUT      | A1         | OUTPUT | Load–switch output; connect a 0.1 $\mu\text{F}$ ceramic capacitor from OUT to GND as close as sible to the IC is recommended.      |  |

## **BLOCK DIAGRAM**




Figure 2. Block Diagram

#### **MAXIMUM RATINGS**

| Symbol   | Rating   | Value         | Unit |
|--|--|---------------|------|
| V <sub>EN,</sub> V <sub>IN,</sub> V <sub>OUT</sub> | IN, OUT, EN, Pins  | -0.3 to + 4.0 | V    |
| V <sub>IN,</sub> V <sub>OUT</sub>                  | From IN to OUT Pins: Input/Output                        | 0 to + 4.0    | V    |
| ESD HBM  | Human Body Model (HBM) ESD Rating are (Notes 1 and 2)    | 2500          | V    |
| ESD MM   | Machine Model (MM) ESD Rating are (Notes 1 and 2)        | 250           | V    |
| ESD CDM  | Charge Device Model (CDM) ESD Rating are (Notes 1 and 2) | 2000          | V    |
| LU   | Latch-up protection (Note 3) - Pins IN, OUT, EN          | 100           | mA   |
| $T_J$  | Maximum Junction Temperature                             | -40 to + 125  | °C   |
| T <sub>STG</sub>                                   | Storage Temperature Range                                | -40 to + 150  | °C   |
| MSL  | Moisture Sensitivity (Note 4)                            | Level 1       |      |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. According to JEDEC standard JESD22-A108.
- According to 3EDEC standard 3E3D22-A106.
   This device series contains ESD protection and passes the following tests:
   Human Body Model (HBM) ±2.5 kV per JEDEC standard: JESD22-A114 for all pins.
   Machine Model (MM) ±250 V per JEDEC standard: JESD22-A115 for all pins.
   Charge Device Model (CDM) ±2.0 kV per JEDEC standard: JESD22-C101 for all pins.
- Latch up Current Maximum Rating: ±100 mA per JEDEC standard: JESD78 class II.
   Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J-STD-020.

#### **OPERATING CONDITIONS**

| Symbol           | Parameter   | Conditions            |               | Min | Тур | Max  | Unit |
|------------------|---|-----------------------|---------------|-----|-----|------|------|
| V <sub>IN</sub>  | Operational Power Supply                                  |                       |               | 1.0 |     | 3.6  | ٧    |
| $V_{EN}$         | Enable Voltage  |                       |               | 0   |     | 3.6  |      |
| T <sub>A</sub>   | Ambient Temperature Range                                 |                       |               | -40 | 25  | + 85 | °C   |
| C <sub>IN</sub>  | Decoupling input capacitor                                |                       |               | 0.1 |     |      | μF   |
| C <sub>OUT</sub> | Decoupling output capacitor                               |                       |               | 0.1 |     |      | μF   |
| $R_{\theta JA}$  | Thermal Resistance Junction to Air WLCSP package (Note 5) |                       |               | 100 |     | °C/W |      |
| l <sub>OUT</sub> | Maximum DC current  |                       |               |     | 2   | Α    |      |
| $P_{D}$          | Power Dissipation Rating (Note 6)                         | $T_A \le 25^{\circ}C$ | WLCSP package |     | 0.5 |      | W    |
|                  |   | T <sub>A</sub> = 85°C | WLCSP package |     | 0.2 |      | ]    |

- 5. The  $R_{\theta,JA}$  is dependent of the PCB heat dissipation and thermal via.
- 6. The maximum power dissipation (P<sub>D</sub>) is given by the following formula:

$$P_D = \frac{T_{JMAX} - T_A}{R_{\theta JA}}$$

**ELECTRICAL CHARACTERISTICS** Min and Max Limits apply for  $T_A$  between  $-40^{\circ}C$  to  $+85^{\circ}C$  for  $V_{IN}$  between 1.0 V to 3.6 V (Unless otherwise noted). Typical values are referenced to  $T_A$  =  $+25^{\circ}C$  and  $V_{IN}$  = 3.3 V (Unless otherwise noted).

| Symbol              | Parameter                               |   | Conditions  |      |      | Max | Unit |  |
|---------------------|---|---|---|------|------|-----|------|--|
| POWER S             | WITCH                                   |   |   | -    |      |     |      |  |
| R <sub>DS(on)</sub> |   | V <sub>IN</sub> = 3.6 V                           | T <sub>A</sub> = 25°C   |      | 27   | 34  |      |  |
|                     |   |   | T <sub>J</sub> = 125°C  |      |      | 38  | 1    |  |
|                     |   | V <sub>IN</sub> = 3.3 V                           | T <sub>A</sub> = 25°C   |      | 28   | 35  |      |  |
|                     |   |   | T <sub>J</sub> = 125°C  |      |      | 40  | 1    |  |
|                     | Static drain–source on–state resistance | V <sub>IN</sub> = 2.5 V                           | T <sub>A</sub> = 25°C   |      | 31   | 39  | mΩ   |  |
|                     |   |   | T <sub>J</sub> = 125°C  |      |      | 45  |      |  |
|                     |   | V <sub>IN</sub> = 1.8 V                           | T <sub>A</sub> = 25°C   |      | 37   | 45  |      |  |
|                     |   |   | T <sub>J</sub> = 125°C  |      |      | 52  |      |  |
|                     |   | V <sub>IN</sub> = 1.2 V                           | T <sub>A</sub> = 25°C   |      | 54   | 70  |      |  |
|                     |   |   | T <sub>J</sub> = 125°C  |      |      | 76  |      |  |
|                     |   | V <sub>IN</sub> = 1.0 V                           | T <sub>A</sub> = 25°C   |      | 73   | 95  |      |  |
| R <sub>DIS</sub>    | Output discharge path                   | EN = low  | V <sub>IN</sub> = 3.3 V   | 55   | 67   | 95  | Ω    |  |
| TIMINGS             |   |   |   |      |      |     |      |  |
| T <sub>R</sub>      | Output rise time                        |   | $C_{LOAD}$ = 1 $\mu$ F,<br>$R_{LOAD}$ = 25 $\Omega$ From 10%<br>to 90% of $V_{OUT}$ | 40   | 75   | 160 | μs   |  |
| T <sub>F</sub>      | Output fall time                        | V <sub>IN</sub> = 3.3 V                           | $C_{LOAD}$ = 1 $\mu$ F,<br>$R_{LOAD}$ = 25 $\Omega$ (Note 7)                        | 10   | 50   | 80  | μS   |  |
| T <sub>dis</sub>    | Disable time                            | VIIV = 0.0 V                                      | From EN vil to 90% V <sub>OUT</sub>   |      | 8.7  |     | μS   |  |
| T <sub>on</sub>     | Gate turn on                            | 7   | Enable time + Output rise time  | 70   | 166  | 280 | μS   |  |
| T <sub>en</sub>     | Enable time                             |   | From EN low to high to $V_{OUT} = 10\%$ of fully on                                 | 30   | 66   | 120 | μs   |  |
| LOGIC PIN           | l                                       |   | •   |      | •    | •   | •    |  |
| V <sub>IH</sub>     | High-level input voltage                | V <sub>IN</sub> = 3.3 V                           |   | 0.90 |      |     | V    |  |
| V <sub>IL</sub>     | Low-level input voltage                 | V <sub>IN</sub> = 3.3 V                           |   |      |      | 0.5 | V    |  |
| QUIESCEN            | IT CURRENT                              |   |   |      |      |     |      |  |
| Ια                  | Comment assessment the                  | V <sub>IN</sub> = 3.3 V,<br>EN = low, No<br>load  |   |      | 0.02 | 1   |      |  |
|                     | Current consumption                     | V <sub>IN</sub> = 3.3 V,<br>EN = high,<br>No load |   |      | 1.6  | 4   | μΑ   |  |

Parameters are guaranteed for C<sub>LOAD</sub> and R<sub>LOAD</sub> connected to the OUT pin with respect to the ground
 Guaranteed by design and characterization, not production tested.

## **TIMINGS**




Figure 3. Enable, Rise and fall time

#### **TYPICAL CHARACTERISTICS**




Figure 4.  $\text{R}_{\text{DS(on)}}\left(\text{m}\Omega\right)$  vs  $\text{V}_{\text{IN}}\left(\text{V}\right),$  No Load




Figure 5.  $R_{DS(on)} \left( m\Omega \right)$  vs  $V_{IN} \left( V \right)$  In Temperature (°C), No Load




Figure 6. Quiescent Current ( $\mu A$ ) vs  $V_{IN}$  (V), In Temperature




Figure 7. Standby Current ( $\mu A$ ) vs  $V_{IN}$  (V), In Temperature




Figure 8. Enable Logic Threshold vs V<sub>IN</sub>

#### **FUNCTIONAL DESCRIPTION**

#### Overview

The NCP439 is high side P channel MOSFET power distribution switch designed to isolate ICs connected on the battery in order to save energy. The part can be turned on, with a range of battery from 1.0 V to 3.6 V.

#### **Enable input**

Enable pin is an active high. The path is opened when EN pin is tied low (disable), forcing P MOS switch off.

The IN/OUT path is activated with a minimum of  $V_{\text{IN}}$  of 1.0 V and EN forced to high level.

#### **Auto Discharge**

N-MOSFET is placed between the output pin and GND, in order to discharge the application capacitor connected on OUT pin.

The auto-discharge is activated when EN pin is set to low level (disable state).

The discharge path ( Pull down NMOS) stays activated as long as EN pin is set at low level and  $V_{\rm IN}$  > 1.0 V.

In order to limit the current across the internal discharge N–MOSFET, the typical value is set at 65  $\Omega$ .

#### **CIN** and **COUT** Capacitors

IN and OUT, 100 nF, at least, capacitors must be placed as close as possible the part for stability improvement.

#### **APPLICATION INFORMATION**

 $T_{J}$ 

 $T_A$ 

 $R_{\theta JA}$ 

#### **Power Dissipation**

Main contributor in term of junction temperature is the power dissipation of the power MOSFET. Assuming this, the power dissipation and the junction temperature in normal mode can be calculated with the following equations:

$$P_D = R_{DS(on)} \times (I_{OUT})^2$$

 $P_D$  = Power dissipation (W)

 $R_{DS(on)}$  = Power MOSFET on resistance ( $\Omega$ )

 $I_{OUT}$  = Output current (A)

$$T_J = P_D \times R_{\theta JA} + T_A$$
  
= Junction temperature (°C)  
= Package thermal resistance (°C/W)

= Ambient temperature ( $^{\circ}$ C)

#### **PCB Recommendations**

The NCP439 integrates an up to 2 A rated PMOS FET, and the PCB design rules must be respected to properly evacuate the heat out of the silicon. By increasing PCB area, especially around IN and OUT pins, the  $R_{\theta JA}$  of the package can be decreased, allowing higher power dissipation.




Figure 9. Routing Example 1 oz, 2 Layers, 100°C/W




Figure 10. Routing Example 2 oz, 4 Layers, 60°C/W


#### **ORDERING INFORMATION**


| Device Auto Discharge |     | Marking | Package                           | Shipping <sup>†</sup> |  |
|-----------------------|-----|---------|-----------------------------------|-----------------------|--|
| NCP439FCT2G           | Yes | AY      | WLCSP 0.96 x 0.96 mm<br>(Pb-Free) | 3000 / Tape & Reel    |  |


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS

#### WLCSP4, 0.96x0.96 CASE 567FG ISSUE O








#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: MILLIMETERS.
- 3. COPLANARITY APPLIES TO SPHERICAL CROWNS OF SOLDER BALLS.

|            | MILLIMETERS |      |  |  |  |
|------------|-------------|------|--|--|--|
| DIM        | MIN         | MAX  |  |  |  |
| Α          | 0.54        | 0.63 |  |  |  |
| <b>A</b> 1 | 0.22        | 0.28 |  |  |  |
| A2         | 0.33 REF    |      |  |  |  |
| b          | 0.29        | 0.34 |  |  |  |
| D          | 0.96 BSC    |      |  |  |  |
| Е          | 0.96 BSC    |      |  |  |  |
| е          | 0.50 BSC    |      |  |  |  |

## RECOMMENDED SOLDERING FOOTPRINT\*



DIMENSIONS: MILLIMETERS

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdt/Patent\_Marking.pdf">www.onsemi.com/site/pdt/Patent\_Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor akes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910
Japan Customer Focus Center

Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative