



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

**NCT5577D
Nuvoton LPC I/O**

Date: April 13th, 2011 Revision 1.1

Table of Contents –

1.	GENERAL DESCRIPTION	1
2.	FEATURES	2
3.	BLOCK DIAGRAM	5
4.	PIN LAYOUT	6
5.	PIN DESCRIPTION.....	7
5.1	LPC Interface	8
5.2	Serial Port Interface	8
5.3	KBC Interface.....	8
5.4	CIR Interface.....	9
5.5	Hardware Monitor Interface	9
5.6	Intel® PECl Interface	10
5.7	Advanced Configuration & Power Interface.....	10
5.8	Advanced Sleep State Control.....	10
5.9	SMBus Interface	11
5.10	Power Pins.....	11
5.11	AMD Power-On Sequence	11
5.12	AMD SB-TSI Interface	12
5.13	Dual Voltage Control.....	12
5.14	DSW.....	12
5.15	IR	12
5.16	General Purpose I/O Port	13
5.16.1	GPIO-2 Interface	13
5.16.2	GPIO-3 Interface	13
5.16.3	GPIO-4 Interface	14
5.16.4	GPIO-5 Interface	14
5.16.5	GPIO-7 Interface	14
5.16.6	GPIO-8 Interface	15
5.16.7	GPIO-9 Interface	16
5.16.8	GPIO-A Interface	16
5.17	Strapping Pins.....	16
5.18	Internal pull-up, pull-down pins	17
6.	GLUE LOGIC	18
6.1	ACPI Glue Logic	18
6.2	BKFD_CUT & LATCH_BKFD_CUT.....	20
6.3	PSON# Block Diagram	21
6.4	PWROK	22
6.5	Front Panel LEDs.....	23
6.5.1	Automatic Mode	23
6.5.2	Manual Mode	24
6.5.3	S0~S5 LED Blink Block Diagram	25
6.5.4	LED Pole (LED_POL)	25
6.5.5	Deeper Sleeping State Detect Function	26
6.6	Advanced Sleep State Control (ASSC) Function	28
6.6.1	When ASSC is disabled	28
6.6.2	When ASSC is enabled (Enter into Deeper Sleeping State)	28
6.6.3	When ASSC is enabled (Exit Deeper Sleeping State)	29

6.7	Intel DSW Function	30
6.7.1	Enter DSW State timing diagram	30
6.7.2	Exit DSW State timing diagram	31
6.8	AMD Power-On Sequence	32
7.	CONFIGURATION REGISTER ACCESS PROTOCOL	35
7.1	Configuration Sequence	37
7.1.1	Enter the Extended Function Mode	37
7.1.2	Configure the Configuration Registers	37
7.1.3	Exit the Extended Function Mode	38
7.1.4	Software Programming Example	38
8.	HARDWARE MONITOR	39
8.1	General Description	39
8.2	Access Interfaces	39
8.3	LPC Interface	39
8.4	I ² C interface	41
8.5	Analog Inputs	42
8.5.1	Voltages Over 2.048 V or Less Than 0 V	43
8.5.2	Voltage Data Format	43
8.5.3	Temperature Data Format	44
8.6	PECI	47
8.7	Fan Speed Measurement and Control	49
8.7.1	Fan Speed Reading	49
8.7.2	Fan Speed Calculation by Fan Count Reading	49
8.7.3	Fan Speed Calculation by Fan RPM Reading	49
8.7.4	Fan Speed Control	49
8.7.5	SMART FAN TM Control	50
8.7.6	Temperature Source & Reading for Fan Control	50
8.8	SMART FAN TM I	51
8.8.1	Thermal Cruise Mode	51
8.8.2	Speed Cruise Mode	52
8.9	SMART FAN TM IV & Close Loop Fan Control Mode	54
8.9.1	Step Up Time / Step Down Time	57
8.9.2	Fan Output Start-up Value	57
8.9.3	Fan Output Stop Value	57
8.9.4	Fan Output Stop Time	58
8.9.5	Fan Output Step	58
8.9.6	Revolution Pulse Selection	58
8.9.7	Weight Value Control	59
8.10	Alert and Interrupt	60
8.10.1	SMI# Interrupt Mode	61
8.10.2	Voltage SMI# Mode	61
8.10.3	Fan SMI# Mode	61
8.10.4	Temperature SMI# Mode	61
8.10.5	OVT# Interrupt Mode	66
8.11	Power Measurement	67
9.	HARDWARE MONITOR REGISTER SET	69
9.1	Address Port (Port x5h)	69
9.2	Data Port (Port x6h)	69

9.3	SYSFANOUT PWM Output Frequency Configuration Register – Index 00h (Bank 0)	69
9.4	SYSFANOUT Output Value Select Register – Index 01h (Bank 0).....	70
9.5	CPUFANOUT PWM Output Frequency Configuration Register – Index 02h (Bank 0)	71
9.6	CPUFANOUT Output Value Select Register – Index 03h (Bank 0)	72
9.7	SYSFANOUT Configuration Register I – Index 04h (Bank 0)	72
9.8	Reserved Register – Index 05h ~ 0Fh (Bank 0)	73
9.9	Reserved Register – Index 10h (Bank 0)	73
9.10	Reserved Register – Index 11h (Bank 0)	73
9.11	Reserved Register – Index 12-17h (Bank 0)	73
9.12	OVT# Configuration Register – Index 18h (Bank 0)	73
9.13	Reserved Registers – Index 19h ~ 1Fh (Bank 0)	73
9.14	Value RAM — Index 20h ~ 3Fh (Bank 0)	73
9.15	Configuration Register – Index 40h (Bank 0)	74
9.16	Interrupt Status Register 1 – Index 41h (Bank 0)	75
9.17	Interrupt Status Register 2 – Index 42h (Bank 0)	75
9.18	SMI# Mask Register 1 – Index 43h (Bank 0)	76
9.19	SMI# Mask Register 2 – Index 44h (Bank 0)	76
9.20	Interrupt Status Register 4 – Index 45h (Bank 0)	77
9.21	SMI# Mask Register 3 – Index 46h (Bank 0)	77
9.22	Reserved Register – Index 47h (Bank 0)	78
9.23	Serial Bus Address Register – Index 48h (Bank 0)	78
9.24	Reserved Register – Index 49h ~ 4Ah (Bank 0)	78
9.25	SMI/OVT Control Register1 – Index 4Ch (Bank 0).....	78
9.26	FAN IN/OUT Control Register – Index 4Dh (Bank 0)	79
9.27	Bank Select Register – Index 4Eh (Bank 0)	79
9.28	Nuvoton Vendor ID Register – Index 4Fh (Bank 0).....	80
9.29	Reserved Register – Index 50h ~ 57h (Bank 0)	80
9.30	Chip ID – Index 58h (Bank 0)	80
9.31	Reserved Register – Index 5Ah ~ 5Ch (Bank 0)	80
9.32	VBAT Monitor Control Register – Index 5Dh (Bank 0)	81
9.33	Current Mode Enable Register – Index 5Eh (Bank 0)	81
9.34	Reserved Register – Index 5F (Bank 0)	82
9.35	PORT 80 DATA INPUT Register – Index 60 (Bank 0)	82
9.36	Reserved Register – Index 61F ~ 62F (Bank 0).....	82
9.37	FANOUT MAX RPM Detect Time Register – Index 65 (Bank 0).....	82
9.38	MAX RPM Detect Time Configuration Register – Index 66 (Bank 0)	82
9.39	Reserved register – Index 67h ~ 72h (Bank 0).....	83
9.40	MONITOR TEMPERATURE 1 Register (Integer Value)- Index 73h (Bank 0)	83
9.41	MONITOR TEMPERATURE 1 Register (Fractional Value)- Index 74h (Bank 0).....	83
9.42	MONITOR TEMPERATURE 2 Register (Integer Value)- Index 75h (Bank 0)	83
9.43	MONITOR TEMPERATURE 2 Register (Fractional Value)- Index 76h (Bank 0).....	84
9.44	Reserved Register - Index 77h (Bank 0)	84
9.45	Reserved Register - Index 78h (Bank 0)	84
9.46	Reserved Register – Index 79h~ADh (Bank 0)	84
9.47	PECI Temperature Reading Enable for SMIOVT and SMART FAN Control Register – Index AEh (Bank 0)	84
9.48	BEEP Control Register 1 – Index B2h (Bank0)	84

9.49	BEEP Control Register 2 – Index B3h (Bank0)	85
9.50	BEEP Control Register 3 – Index B4h (Bank0)	86
9.51	BEEP Control Register 4 – Index B5h (Bank0)	86
9.52	SYSFAN Monitor Temperature Source Select Register/ STOPDUTY Enable Register – Index 00h (Bank 1).....	87
9.53	SYSFAN Target Temperature Register / SYSFANIN Target Speed_L Register – Index 01h (Bank 1).....	88
9.54	SYSFAN MODE Register / SYSFAN TOLERANCE Register – Index 02h (Bank 1). 88	88
9.55	SYSFANOUT Step Up Time Register – Index 03h (Bank 1).....	89
9.56	SYSFANOUT Step Down Time Register – Index 04h (Bank 1)	89
9.57	SYSFANOUT Stop Value Register – Index 05h (Bank 1)	89
9.58	SYSFANOUT Start-up Value Register – Index 06h (Bank 1).....	90
9.59	SYSFANOUT Stop Time Register – Index 07h (Bank 1)	90
9.60	Reserved Register – Index 08h (Bank 1)	90
9.61	SYSFANOUT Output Value Select Register – Index 09h (Bank 1).....	90
9.62	SYSFANIN Tolerance_H / Target Speed_H Register – Index 0Ch (Bank 1).....	91
9.63	Reserved Register – Index 0Dh (Bank 1).....	91
9.64	SMART FAN IV SYSFANOUT STEP Register – Index 20h (Bank 1).....	91
9.65	SYSFAN (SMART FAN TM IV) Temperature 1 Register(T1) – Index 21h (Bank 1).....	91
9.66	SYSFAN (SMART FAN TM IV) Temperature 2 Register(T2) – Index 22h (Bank 1).....	92
9.67	SYSFAN (SMART FAN TM IV) Temperature 3 Register(T3) – Index 23h (Bank 1).....	92
9.68	SYSFAN (SMART FAN TM IV) Temperature 4 Register(T4) – Index 24h (Bank 1).....	92
9.69	SYSFAN (SMART FAN TM IV) DC/PWM 1 Register – Index 27h (Bank 1)	92
9.70	SYSFAN (SMART FAN TM IV) DC/PWM 2 Register – Index 28h (Bank 1)	93
9.71	SYSFAN (SMART FAN TM IV) DC/PWM 3 Register – Index 29h (Bank 1)	93
9.72	SYSFAN (SMART FAN TM IV) DC/PWM 4 Register – Index 2Ah (Bank 1)	93
9.73	Reserved Register – Index 2Bh~30h (Bank 1)	93
9.74	SYSFAN 3-Wire Enable Register – Index 31h (Bank 1)	94
9.75	Reserved Register – Index 32h ~ 34h(Bank 1)	94
9.76	SYSFAN (SMART FAN TM IV) Temperature Critical Register(TR) – Index 35h (Bank 1) 94	94
9.77	Reserved Register – Index 36h ~ 37h (Bank 1)	94
9.78	SYSFANOUT Critical Temperature Tolerance Register – Index 38h (Bank 1).....	94
9.79	Weight value Configuration Register – Index 39h (Bank 1)	95
9.80	SYSFANOUT Temperature Step Register – Index 3Ah (Bank 1)	95
9.81	SYSFANOUT Temperature Step Tolerance Register – Index 3Bh (Bank 1)	96
9.82	SYSFANOUT Weight Step Register – Index 3Ch (Bank 1)	96
9.83	SYSFANOUT Temperature Base Register – Index 3Dh (Bank 1)	96
9.84	SYSFANOUT Temperature Fan Duty Base Register – Index 3Eh (Bank 1).....	96
9.85	Reserved Register – Index 3Fh (Bank 1)	97
9.86	Reserved Register – Index 40h (Bank 1)	97
9.87	Reserved Register – Index 41h (Bank 1)	97
9.88	Reserved Register – Index 42h ~ 44h (Bank 1)	97
9.89	SYSFAN Maximum RPM (Low Byte) Register – Index 45h (Bank 1)	97
9.90	SYSFAN Maximum RPM (High Byte) Register – Index 46h (Bank 1).....	97
9.91	Reserved Register – Index 49h ~ 4Fh (Bank1)	97
9.92	SMIOVT2 Temperature Source (High Byte) Register – Index 50h (Bank 1).....	97

9.93	SMIOVT2 Temperature Source (Low Byte) Register – Index 51h (Bank 1).....	98
9.94	SMIOVT2 Temperature Source Configuration Register – Index 52h (Bank 1)	98
9.95	SMIOVT2 Temperature Source Hysteresis (High Byte) Register – Index 53h (Bank 1) 98	
9.96	SMIOVT2 Temperature Source Hysteresis (Low Byte) Register – Index 54h (Bank 1)99	
9.97 (Bank1)	SMIOVT2 Temperature Source Over-temperature (High Byte) Register – Index 55h 99	
9.98 (Bank 1)	SMIOVT2 Temperature Source Over-temperature (Low Byte) Register – Index 56h 99	
9.99	Reserved Register – Index 57h ~ 7Fh (Bank 1)	100
9.100	CPUFAN Monitor Temperature Source Select Register/ STOPDUTY Enable Register – Index 00h (Bank 2).....	100
9.101	CPUFAN Target Temperature Register / CPUFANIN Target Speed_L Register – Index 01h (Bank 2).....	101
9.102	CPUFAN MODE Register / CPUFAN TOLERANCE Register – Index 02h (Bank 2) 101	
9.103	CPUFANOUT Step Up Time Register – Index 03h (Bank 2)	101
9.104	CPUFANOUT Step Down Time Register – Index 04h (Bank 2).....	102
9.105	CPUFANOUT Stop Value Register – Index 05h (Bank 2).....	102
9.106	CPUFANOUT Start-up Value Register – Index 06h (Bank 2)	102
9.107	CPUFANOUT Stop Time Register – Index 07h (Bank 2).....	103
9.108	Reserved Register – Index 08h (Bank 2)	103
9.109	CPUFANOUT Output Value Select Register – Index 09h (Bank 2)	103
9.110	CPUFANIN Tolerance_H / Target Speed_H Register – Index 0Ch (Bank 2).....	103
9.111	Reserved Register – Index 0Dh (Bank 2).....	104
9.112	SMART FAN IV CPUFANOUT STEP Register – Index 20h (Bank 2).....	104
9.113	CPUFAN (SMART FAN™ IV) Temperature 1 Register(T1) – Index 21h (Bank 2)....	104
9.114	CPUFAN (SMART FAN™ IV) Temperature 2 Register(T2) – Index 22h (Bank 2)....	104
9.115	CPUFAN (SMART FAN™ IV) Temperature 3 Register(T3) – Index 23h (Bank 2)....	105
9.116	CPUFAN (SMART FAN™ IV) Temperature 4 Register(T4) – Index 24h (Bank 2)....	105
9.117 2)	CPUFAN (SMART FAN™ IV) DC or DUTY_SMF4 PWM1 Register – Index 27h (Bank 2) 105	
9.118 2)	CPUFAN (SMART FAN™ IV) DC or DUTY_SMF4 PWM2 Register – Index 28h (Bank 2) 105	
9.119 2)	CPUFAN (SMART FAN™ IV) DC or DUTY_SMF4 PWM3 Register – Index 29h (Bank 2) 106	
9.120 2)	CPUFAN (SMART FAN™ IV) DC or DUTY_SMF4 PWM4 Register – Index 2Ah (Bank 2) 106	
9.121	Reserved Register – Index 2Dh~ 30h (Bank 2).....	106
9.122	CPUFAN 3-Wire FAN Enable Register – Index 31h (Bank 2).....	106
9.123	Reserved Register – Index 32h ~ 34h(Bank 2)	106
9.124	CPUFAN (SMART FAN™ IV) Temperature Critical Register(TR) – Index 35h (Bank 2) 107	
9.125	Reserved Register – Index 36h ~ 37h (Bank 2)	107
9.126	CPUFANOUT Critical Temperature Tolerance Register – Index 38h (Bank 2).....	107
9.127	Weight value Configuration Register – Index 39h (Bank 2)	107
9.128	CPUFANOUT Temperature Step Register – Index 3Ah (Bank 2).....	108
9.129	CPUFANOUT Temperature Step Tolerance Register – Index 3Bh (Bank 2).....	108
9.130	CPUFANOUT Weight Step Register – Index 3Ch (Bank 2)	109

9.131	CPUFANOUT Temperature Base Register – Index 3Dh (Bank 2).....	109
9.132	CPUFANOUT Temperature Fan Duty Base Register – Index 3Eh (Bank 2)	109
9.133	Reserved Register – Index 3Fh (Bank 2)	109
9.134	Reserved Register – Index 40h (Bank 2)	109
9.135	Reserved Register – Index 41h (Bank 2)	109
9.136	Reserved Register – Index 42h ~ 44h (Bank 2)	109
9.137	CPUFAN Maximum RPM (Low Byte) Register – Index 45h (Bank 2).....	110
9.138	CPUFAN Maximum RPM (High Byte) Register – Index 46h (Bank 2)	110
9.139	Reserved Register – Index 49h ~ 4Fh (Bank2)	110
9.140	SMIOVT3 Temperature Source (High Byte) Register – Index 50h (Bank 2).....	110
9.141	SMIOVT3 Temperature Source (Low Byte) Register – Index 51h (Bank 2).....	110
9.142	SMIOVT3 Temperature Source Configuration Register – Index 52h (Bank 2)	111
9.143	SMIOVT3 Temperature Source Hysteresis (High Byte) Register – Index 53h (Bank 2)	111
9.144	SMIOVT3 Temperature Source Hysteresis (Low Byte) Register – Index 54h (Bank 2)	111
9.145 (Bank 2)	SMIOVT3 Temperature Source Over-temperature (High Byte) Register – Index 55h	112
9.146 (Bank 2)	SMIOVT3 Temperature Source Over-temperature (Low Byte) Register – Index 56h	112
9.147	Reserved Register – Index 57h ~ 7Fh (Bank 2)	112
9.148	Reserved Register – Index 00h (Bank 3)	112
9.149	Reserved Register – Index 01h (Bank 3)	112
9.150	Reserved Register – Index 02h (Bank 3)	112
9.151	Reserved Register – Index 03h (Bank 3)	112
9.152	Reserved Register – Index 04h (Bank 3)	112
9.153	Reserved Register – Index 05h (Bank 3)	112
9.154	Reserved Register – Index 06h (Bank 3)	113
9.155	Reserved Register – Index 07h (Bank 3)	113
9.156	Reserved Register – Index 08h (Bank 3)	113
9.157	Reserved Register – Index 09h (Bank 3)	113
9.158	Reserved Register – Index 0Ch (Bank 3).....	113
9.159	Reserved Register – Index 0Dh (Bank 3).....	113
9.160	Reserved Register – Index 20h (Bank 3)	113
9.161	Reserved Register – Index 21h (Bank 3)	113
9.162	Reserved Register – Index 22h (Bank 3)	113
9.163	Reserved Register – Index 23h (Bank 3)	113
9.164	Reserved Register – Index 24h (Bank 3)	113
9.165	Reserved Register – Index 27h (Bank 3)	113
9.166	Reserved Register – Index 28h (Bank 3)	113
9.167	Reserved Register – Index 29h (Bank 3)	113
9.168	Reserved Register – Index 2Ah (Bank 3).....	113
9.169	Reserved Register – Index Index 2Dh~ 30h (Bank 3).....	113
9.170	Reserved Register – Index 31h (Bank 3)	113
9.171	Reserved Register – Index 32h ~ 34h(Bank 3)	113
9.172	Reserved Register – Index 35h (Bank 3)	113
9.173	Reserved Register – Index 36h ~ 37h (Bank 3)	113

9.174	Reserved Register – Index 38h (Bank 3)	113
9.175	Reserved Register – Index 39h (Bank 3)	114
9.176	Reserved Register – Index 3Ah (Bank 3)	114
9.177	Reserved Register – Index 3Bh (Bank 3)	114
9.178	Reserved Register – Index 3Ch (Bank 3).....	114
9.179	Reserved Register – Index 3Dh (Bank 3).....	114
9.180	Reserved Register – Index 3Eh (Bank 3).....	114
9.181	Reserved Register – Index 3Fh (Bank 3)	114
9.182	Reserved Register – Index 40h (Bank 3)	114
9.183	Reserved Register – Index 41h (Bank 3)	114
9.184	Reserved Register – Index 42h ~ 44h (Bank 3)	114
9.185	Reserved Register – Index 45h (Bank 3)	114
9.186	Reserved Register – Index 46h (Bank 3)	114
9.187	Reserved Register – Index 49h ~ 7Fh (Bank3)	114
9.188	PCH_CHIP_CPU_MAX_TEMP Register – Index 00h (Bank 4).....	114
9.189	PCH_CHIP_TEMP Register – Index 01h (Bank 4).....	114
9.190	PCH_CPU_TEMP_H Register – Index 02h (Bank 4).....	115
9.191	PCH_CPU_TEMP_L Register – Index 03h (Bank 4).....	115
9.192	PCH_MCH_TEMP Register – Index 04h (Bank 4).....	115
9.193	PCH_DIM0_TEMP Register – Index 05h (Bank 4).....	116
9.194	PCH_DIM1_TEMP Register – Index 06h (Bank 4).....	116
9.195	PCH_DIM2_TEMP Register – Index 07h (Bank 4).....	116
9.196	PCH_DIM3_TEMP Register – Index 08h (Bank 4).....	116
9.197	PCH_TSI0_TEMP_H Register – Index 09h (Bank 4).....	117
9.198	PCH_TSI0_TEMP_L Register – Index 0Ah (Bank 4)	117
9.199	PCH_TSI1_TEMP_H Register – Index 0Bh (Bank 4).....	117
9.200	PCH_TSI1_TEMP_L Register – Index 0Ch (Bank 4).....	117
9.201	PCH_TSI2_TEMP_H Register – Index 0Dh (Bank 4)	118
9.202	PCH_TSI2_TEMP_L Register – Index 0Eh (Bank 4)	118
9.203	PCH_TSI3_TEMP_H Register – Index 0Fh (Bank 4).....	118
9.204	PCH_TSI3_TEMP_L Register – Index 10h (Bank 4).....	118
9.205	PCH_TSI4_TEMP_H Register – Index 11h (Bank 4).....	119
9.206	PCH_TSI4_TEMP_L Register – Index 12h (Bank 4).....	119
9.207	PCH_TSI5_TEMP_H Register – Index 13h (Bank 4).....	119
9.208	PCH_TSI5_TEMP_L Register – Index 14h (Bank 4).....	120
9.209	PCH_TSI6_TEMP_H Register – Index 15h (Bank 4).....	120
9.210	PCH_TSI6_TEMP_L Register – Index 16h (Bank 4).....	120
9.211	PCH_TSI7_TEMP_H Register – Index 17h (Bank 4).....	120
9.212	PCH_TSI7_TEMP_L Register – Index 18h (Bank 4).....	121
9.213	ByteTemp_H Register – Index 19h (Bank 4).....	121
9.214	ByteTemp_L Register – Index 1Ah (Bank 4)	121
9.215	Reserved Register – Index 1Bh ~ 22h (Bank 4).....	121
9.216	VIN0 High Limit Compared Voltage Register – Index 23h (Bank 4).....	122
9.217	VIN0 Low Limit Compared Voltage Register – Index 24h (Bank 4)	122
9.218	VIN1 High Limit Compared Voltage Register – Index 25h (Bank 4).....	122
9.219	VIN1 Low Limit Compared Voltage Register – Index 26h (Bank 4)	122
9.220	AVCC High Limit Compared Voltage Register – Index 27h (Bank 4).....	123

9.221	AVCC Low Limit Compared Voltage Register – Index 28h (Bank 4)	123
9.222	Reserved Register – Index 2Ah ~ 3Fh (Bank 4).....	123
9.223	SMI_TEMP4-6 SMI# Mask Register - Index 40h (Bank 4).....	123
9.224	SMI_TEMP4-6 Interrupt Status Register - Index 41h (Bank 4)	124
9.225	Voltage Comparation Interrupt Status Register - Index 42h (Bank 4).....	124
9.226	Interrupt Status Register 3 – Index 50h (Bank 4)	125
9.227	SMI# Mask Register 4 – Index 51h (Bank 4).....	125
9.228	Reserved Register – Index 52h ~ 53h (Bank 4)	125
9.229	Reserved Register – Index 54h (Bank 4)	125
9.230	CPUTIN Temperature Sensor Offset Register – Index 55h (Bank 4).....	125
9.231	AUXTIN Temperature Sensor Offset Register – Index 56h (Bank 4).....	126
9.232	Reserved Register – Index 57h-58h (Bank 4)	126
9.233	Real Time Hardware Status Register I – Index 59h (Bank 4)	126
9.234	Real Time Hardware Status Register II – Index 5Ah (Bank 4)	127
9.235	Real Time Hardware Status Register III – Index 5Bh (Bank 4)	127
9.236	Reserved Register – Index 5Ch ~ 5Fh (Bank 4)	128
9.237	Is<8:1> Current Register – Index 60h (Bank 4).....	128
9.238	Is<0> Current Register – Index 61h (Bank 4).....	128
9.239	POWER <9:2> Register – Index 62h (Bank 4).....	128
9.240	POWER<1:0> Register – Index 63h (Bank 4)	129
9.241	VIN Register – Index 64h (Bank 4).....	129
9.242	Rreg Setting Register – Index 65h (Bank 4).....	129
9.243	Reg_Ratio_K and POWER_Voltage Enable Register – Index 66h (Bank 4)	129
9.244	POWER_V Register – Index 67h (Bank 4).....	130
9.245	Reserved Register – Index 68h ~ 7Fh (Bank 4)	130
9.246	Reserved Register – Index 00h ~ 4Fh (Bank 5)	130
9.247	Value RAM 2 — Index 50h-5Fh (Bank 5)	130
9.248	Reserved Register – Index 60h ~ 7Fh (Bank 5)	130
9.249	Close-Loop Fan Control RPM mode Register – Index 00 (Bank 6)	131
9.250	Close-Loop Fan Control RPM Mode Tolerance Register – Index 01 (Bank 6)	131
9.251	SMIOVT1 Temperature Source Select Register – Index 21 (Bank 6).....	131
9.252	SMIOVT2 Temperature Source Select Register – Index 22 (Bank 6).....	132
9.253	SMIOVT3 Temperature Source Select Register – Index 23 (Bank 6).....	133
9.254	SMIOVT4 Temperature Source Select Register – Index 24 (Bank 6).....	133
9.255	SMIOVT5 Temperature Source Select Register – Index 25 (Bank 6).....	134
9.256	SMIOVT6 Temperature Source Select Register – Index 26 (Bank 6).....	135
9.257	Reserved Register – Index 27h (Bank 6)	136
9.258	SMIOVT4 Temperature Source Configuration Register – Index 28h (Bank 6)	136
9.259	SMIOVT5 Temperature Source Configuration Register – Index 29h (Bank 6)	136
9.260	SMIOVT6 Temperature Source Configuration Register – Index 2Ah (Bank 6).....	137
9.261	SMIOVT4 Temperature Source (High Byte) Register – Index 2Bh (Bank 6)	137
9.262	SMIOVT5 Temperature Source (High Byte) Register – Index 2Ch (Bank 6)	137
9.263	SMIOVT6 Temperature Source (High Byte) Register – Index 2Dh (Bank 6)	138
9.264	SMIOVT4/SMIOVT5/SMIOVT6 Temperature Source (Low Byte) Register – Index 2Eh (Bank 6)	138
9.265	Reserved Register – Index 2Fh (Bank 6)	138
9.266	(SYSFANIN) FANIN1 COUNT High-byte Register – Index 30h (Bank 6)	138

9.267	(SYSFANIN) FANIN1 COUNT Low-byte Register – Index 31h (Bank 6).....	139
9.268	(CPUFANIN) FANIN2 COUNT High-byte Register – Index 32h (Bank 6).....	139
9.269	(CPUFANIN) FANIN2 COUNT Low-byte Register – Index 33h (Bank 6).....	139
9.270	Reserved Register – Index 34h (Bank 6)	139
9.271	Reserved Register – Index 35h (Bank 6)	139
9.272	Reserved Register – Index 36h (Bank 6)	139
9.273	Reserved Register – Index 37h (Bank 6)	139
9.274	Reserved Register – Index 38h (Bank 6)	140
9.275	Reserved Register – Index 39h (Bank 6)	140
9.276	(SYSFANIN) Fan Count Limit High-byte Register – Index 3Ah (Bank 6).....	140
9.277	(SYSFANIN) Fan Count Limit Low-byte Register – Index 3Bh (Bank 6).....	140
9.278	(CPUFANIN) Fan Count Limit High-byte Register – Index 3Ch (Bank 6).....	140
9.279	(CPUFANIN) Fan Count Limit Low-byte Register – Index 3Dh (Bank 6).....	140
9.280	Reserved Register – Index 3Eh (Bank 6)	141
9.281	Reserved Register – Index 3Fh (Bank 6)	141
9.282	Reserved Register – Index 40h (Bank 6)	141
9.283	Reserved Register – Index 41h (Bank 6)	141
9.284	Reserved Register – Index 42h (Bank 6)	141
9.285	Reserved Register – Index 43h (Bank 6)	141
9.286	SYSFANIN Revolution Pulses Selection Register – Index 44h (Bank 6).....	141
9.287	CPUFANIN Revolution Pulses Selection Register – Index 45h (Bank 6).....	141
9.288	Reserved Register – Index 46h (Bank 6)	142
9.289	SMIOVT1 SMI# Shut-down mode High Limit Temperature Register – Index 50h (Bank 6)	142
9.290	SMIOVT1 SMI# Shut-down mode Low Limit Temperature Register – Index 51h (Bank 6)	142
9.291	SMIOVT2 SMI# Shut-down mode High Limit Temperature Register – Index 52h (Bank 6)	142
9.292	SMIOVT2 SMI# Shut-down mode Low Limit Temperature Register – Index 53h (Bank 6)	143
9.293	SMIOVT3 SMI# Shut-down mode High Limit Temperature Register – Index 54h (Bank 6)	143
9.294	SMIOVT3 SMI# Shut-down mode Low Limit Temperature Register – Index 55h (Bank 6)	143
9.295	SYSFANIN SPEED HIGH-BYTE VALUE (RPM) - Index 56h (Bank 6).....	143
9.296	SYSFANIN SPEED LOW-BYTE VALUE (RPM) - Index 57h (Bank 6).....	144
9.297	CPUFANIN SPEED HIGH-BYTE VALUE (RPM) – Index 58h (Bank 6).....	144
9.298	CPUFANIN SPEED LOW-BYTE VALUE (RPM) – Index 59h (Bank 6)	144
9.299	Reserved Register – Index 5Ah (Bank 6)	144
9.300	Reserved Register – Index 5Bh (Bank 6)	144
9.301	Reserved Register – Index 5Ch (Bank 6)	145
9.302	Reserved Register – Index 5Dh (Bank 6)	145
9.303	Reserved Register – Index 5Eh (Bank 6)	145
9.304	Reserved Register – Index 5Fh (Bank 6)	145
9.305	SMIOVT4 SMI# Shut-down mode High Limit Temperature Register – Index 70h (Bank 6)	145
9.306	SMIOVT4 SMI# Shut-down mode Low Limit Temperature Register – Index 71h (Bank 6)	145

9.307 (Bank 6)	SMIOVT4 Temperature Source Over-temperature (High Byte) Register – Index 72h 145
9.308	SMIOVT4 Temperature Source Hysteresis (High Byte) Register – Index 73h (Bank 6) 146
9.309 EN_WS	SMIOVT4 Over-temperature and Hysteresis LSB Temperature and DIS_OVT and Register – Index 74h (Bank 6)..... 146
9.310 6)	SMIOVT5 SMI# Shut-down mode High Limit Temperature Register – Index 75h (Bank 146
9.311 6)	SMIOVT5 SMI# Shut-down mode Low Limit Temperature Register – Index 76h (Bank 147
9.312 (Bank 6)	SMIOVT5 Temperature Source Over-temperature (High Byte) Register – Index 77h 147
9.313	SMIOVT5 Temperature Source Hysteresis (High Byte) Register – Index 78h (Bank 6) 147
9.314 EN_WS	SMIOVT5 Over-temperature and Hysteresis LSB Temperature and DIS_OVT and Register – Index 79h (Bank 6)..... 147
9.315 6)	SMIOVT6 SMI# Shut-down mode High Limit Temperature Register – Index 7Ah (Bank 148
9.316 6)	SMIOVT6 SMI# Shut-down mode Low Limit Temperature Register – Index 7Bh (Bank 148
9.317 (Bank 6)	SMIOVT6 Temperature Source Over-temperature (High Byte) Register – Index 7Ch 148
9.318	SMIOVT6 Temperature Source Hysteresis (High Byte) Register – Index 7Dh (Bank 6) 149
9.319 EN_WS	SMIOVT6 Over-temperature and Hysteresis LSB Temperature and DIS_OVT and Register – Index 7Eh (Bank 6) .. 149
9.320	Reserved Register – Index 7Fh (Bank 6) .. 149
9.321	PECI Function Control Registers – Index 01 ~ 04h (Bank 7)..... 150
9.322	PECI Enable Function Register – Index 01h (Bank 7) .. 150
9.323	PECI Timing Config Register – Index 02h (Bank 7) .. 150
9.324	PECI Agent Config Register – Index 03h (Bank 7)..... 151
9.325	PECI Temperature Config Register – Index 04h (Bank 7) .. 151
9.326	PECI Command Write Date Registers – Index 05 ~ 1Eh (Bank 7) .. 152
9.327	PECI Command Address Register – Index 05h (Bank 7) .. 152
9.328	PECI Command Write Length Register – Index 06h (Bank 7) .. 152
9.329	PECI Command Read Length Register – Index 07h (Bank 7) .. 152
9.330	PECI Command Code Register – Index 08h (Bank 7) .. 153
9.331	PECI Command Tbase0 Register – Index 09h (Bank 7)..... 153
9.332	PECI Command Tbase1 Register – Index 0Ah (Bank 7) .. 153
9.333	PECI Command Write Data 1 Register – Index 0Bh (Bank 7) .. 153
9.334	PECI Command Write Data 2 Register – Index 0Ch (Bank 7) .. 154
9.335	PECI Command Write Data 3 Register – Index 0Dh (Bank 7) .. 154
9.336	PECI Command Write Data 4 Register – Index 0Eh (Bank 7) .. 154
9.337	PECI Command Write Data 5 Register – Index 0Fh (Bank 7) .. 154
9.338	PECI Command Write Data 6 Register – Index 10h (Bank 7)..... 155
9.339	PECI Command Write Data 7 Register – Index 11h (Bank 7)..... 155
9.340	PECI Command Write Data 8 Register – Index 12h (Bank 7)..... 155
9.341	PECI Command Write Data 9 Register – Index 13h (Bank 7)..... 156
9.342	PECI Command Write Data 10 Register – Index 14h (Bank 7)..... 156

9.343	PECI Command Write Data 11 Register – Index 15h (Bank 7).....	156
9.344	PECI Command Write Data 12 Register – Index 16h (Bank 7).....	156
9.345	PECI Agent Relative Temperature Register – Index 17h-1Eh (Bank 7).....	157
9.346	PECI Command Read Date Registers – Index 1F ~ 32h (Bank 7)	158
9.347	PECI Alive Agent Register – Index 1Fh (Bank 7).....	158
9.348	PECI Temperature Reading Register (Integer) – Index 20h (Bank 7).....	159
9.349	PECI Temperature Reading Register (Fraction) – Index 21h (Bank 7).....	159
9.350	PECI Command TN Count Value Register – Index 22h (Bank 7).....	159
9.351	PECI Command TN Count Value Register – Index 23h (Bank 7).....	160
9.352	PECI Command Warning Flag Register – Index 24h (Bank 7)	160
9.353	PECI Command FCS Data Register – Index 25h (Bank 7).....	160
9.354	PECI Command WFCS Data Register – Index 26h (Bank 7)	161
9.355	PECI RFCS Data Register – Index 27h (Bank 7)	161
9.356	PECI AWFCS Data Register – Index 28h (Bank 7).....	161
9.357	PECI CRC OUT WFCS Data Register – Index 29h (Bank 7).....	161
9.358	PECI Command Read Data 1 Register – Index 2Ah (Bank 7)	162
9.359	PECI Command Read Data 2 Register – Index 2Bh (Bank 7)	162
9.360	PECI Command Read Data 3 Register – Index 2Ch (Bank 7)	162
9.361	PECI Command Read Data 4 Register – Index 2Dh (Bank 7)	163
9.362	PECI Command Read Data 5 Register – Index 2Eh (Bank 7)	163
9.363	PECI Command Read Data 6 Register – Index 2Fh (Bank 7)	163
9.364	PECI Command Read Data 7 Register – Index 30h (Bank 7)	163
9.365	PECI Command Read Data 8 Register – Index 31h (Bank 7)	164
9.366	PECI Command Read Data 9 Register – Index 32h (Bank 7)	164
10.	UART PORT	168
10.1	UART Control Register (UCR) (Read/Write)	168
10.2	UART Status Register (USR) (Read/Write).....	170
10.3	Handshake Control Register (HCR) (Read/Write).....	170
10.4	Handshake Status Register (HSR) (Read/Write)	171
10.5	UART FIFO Control Register (UFR) (Write only)	172
10.6	Interrupt Status Register (ISR) (Read only).....	172
10.7	Interrupt Control Register (ICR) (Read/Write)	173
10.8	Programmable Baud Generator (BLL/BHL) (Read/Write)	174
10.9	User-defined Register (UDR) (Read/Write)	174
10.10	UART RS485 Auto Flow Control	175
11.	KEYBOARD CONTROLLER.....	176
11.1	Output Buffer.....	176
11.2	Input Buffer	176
11.3	Status Register	177
11.4	Commands.....	178
11.5	Hardware GATEA20/Keyboard Reset Control Logic.....	180
11.5.1	KB Control Register (Logic Device 5, CR-F0).....	180
11.5.2	Port 92 Control Register (Default Value = 0x24).....	181
12.	CONSUMER INFRARED REMOTE (CIR).....	182
12.1	CIR Register Table	182
12.1.1	IR Configuration Register – Base Address + 0	182
12.1.2	IR Status Register – Base Address + 1	183

12.1.3	IR Interrupt Configuration Register – Base Address + 2	183
12.1.4	RX FIFO Count– Base Address + 5.....	184
12.1.5	IR TX Carrier Prescalar Configuration Register (CP) – Base Address + 4	184
12.1.6	IR TX Carrier Period Configuration Register (CC) – Base Address + 5.....	185
12.1.7	IR RX Sample Limited Count High Byte Register (RCLCH) – Base Address + 6	185
12.1.8	IR RX Sample Limited Count Low Byte Register (RCLCL) – Base Address + 7	185
12.1.9	IR FIFO Configuration Register (FIFOCON) – Base Address + 8	185
12.1.10	IR Sample RX FIFO Status Register – Base Address + 9	186
12.1.11	IR Sample RX FIFO Register – Base Address + A	187
12.1.12	TX FIFO Count– Base Address + 5	187
12.1.13	IR Sample TX FIFO Register – Base Address + C	187
12.1.14	IR Carrier Count High Byte Register – Base Address + D	188
12.1.15	IR Carrier Count Low Byte Register – Base Address + E	188
12.1.16	IR FSM Status Register (IRFSM) – Base Address + F	188
12.1.17	IR Minimum Length Register – Base Address + F	189
13.	CONSUMER INFRARED REMOTE (CIR) WAKE-UP	190
13.1	CIR WAKE-UP Register Table	190
13.1.1	IR Configuration Register – Base Address + 0	190
13.1.2	IR Status Register – Base Address + 1	191
13.1.3	IR Interrupt Configuration Register – Base Address + 2	191
13.1.4	IR TX Configuration Register – Base Address + 3.....	192
13.1.5	IR FIFO Compare Tolerance Configuration Register – Base Address + 4	192
13.1.6	RX FIFO Count– Base Address + 5.....	192
13.1.7	IR RX Sample Limited Count High Byte Register (RCLCH) – Base Address + 6	193
13.1.8	IR RX Sample Limited Count Low Byte Register (RCLCL) – Base Address + 7	193
13.1.9	IR FIFO Configuration Register (FIFOCON) – Base Address + 8	193
13.1.10	IR Sample RX FIFO Status Register – Base Address + 9	194
13.1.11	IR Sample RX FIFO Register – Base Address + A	194
13.1.12	Write FIFO – Base Address + B.....	194
13.1.13	Read FIFO Only – Base Address + C	195
13.1.14	Read FIFO Index – Base Address + D	195
13.1.15	Reserved – Base Address + E.....	195
13.1.16	IR FSM Status Register (IRFSM) – Base Address + F	195
13.1.17	IR Minimum Length Register – Base Address + F	195
14.	POWER MANAGEMENT EVENT	197
14.1	Power Control Logic	197
14.1.1	PSON# Logic.....	197
14.1.2	AC Power Failure Resume	198
14.2	Wake Up the System by Keyboard and Mouse	199
14.2.1	Waken up by Keyboard events.....	200
14.2.2	Waken up by Mouse events	200
14.3	Resume Reset Logic	201
15.	SERIALIZED IRQ	202
15.1	Start Frame	202
15.2	IRQ/Data Frame	203
15.3	Stop Frame	203
16.	WATCHDOG TIMER	205
17.	GENERAL PURPOSE I/O	206

17.1	GPIO ARCHITECTURE	206
17.2	ACCESS CHANNELS	207
18.	SMBUS MASTER INTERFACE	208
18.1	General Description	208
18.2	Introduction to the SMBus Master	208
18.2.1	Data Transfer Format	208
18.2.2	Arbitration	208
18.2.3	Clock Synchronization	209
18.3	SB-TSI	210
18.3.1	SB-TSI Address	210
18.4	PCH	210
18.4.1	Command Summary	210
18.5	SMBus Master	211
18.5.1	Block Diagram	211
18.5.2	Programming Flow	212
18.5.3	TSI Routine	213
18.5.4	PCH Routine	213
18.5.5	BYTE Routine	214
18.5.6	Manual Mode interface	214
18.6	Register Type Abbreviations	215
18.6.1	Enter the Extended Function Mode	215
18.6.2	Configure the Configuration Registers	216
18.7	SMBus Master Register Set	216
18.7.1	SMBus Register Map	216
18.7.2	SMBus Data (SMDATA) – Bank 0	217
18.7.3	SMBus Write Data Size (SMWRSIZE) – Bank 0	217
18.7.4	SMBus Command (SMCMD) – Bank 0	217
18.7.5	SMBus INDEX (SMIDX) – Bank 0	218
18.7.6	SMBus Control (SMCTL) – Bank 0	218
18.7.7	SMBus Address (SMADDR) – Bank 0	219
18.7.8	ACB Control 2 (ACBCTRL2) – Bank 0	219
18.7.9	PCH Address (PCHADDR) – Bank 0	220
18.7.10	SMBus Error Status (Error_status) – Bank 0	220
18.7.11	PCH Command (PCHCMD) – Bank 0	221
18.7.12	TSI Agent Enable Register (TSI_AGENT) – Bank	221
18.7.13	SMBus Control 3 Register (SMCTL3) – Bank 0	222
18.7.14	SMBus Control 2 Register (SMCTL2) – Bank 0	222
18.7.15	BYTE ADDRESS (BYTE ADDR) – Bank 0	223
18.7.16	BYTE INDEX_H (BYTE_IDX_H) – Bank 0	223
18.7.17	BYTE INDEX_L (BYTE_IDX_L) – Bank 0	224
19.	CONFIGURATION REGISTER	225
19.1	Chip (Global) Control Register	225
19.2	Logical Device 2 (UART A)	237
19.3	Logical Device 3 (IR)	239
19.4	Logical Device 5 (Keyboard Controller)	242
19.5	Logical Device 6 (CIR)	244
19.6	Logical Device 7 (GPIO7, GPIO8, GPIO9)	247
19.7	Logical Device 8 (WDT1 GPIOA)	253

19.8	Logical Device 9 (GPIO2, GPIO3, GPIO4, GPIO5, GPIO7).....	256
19.9	Logical Device A (ACPI)	264
19.10	Logical Device B (Hardware Monitor, Front Panel LED)	274
19.11	Logical Device E (CIR WAKE-UP).....	280
19.12	Logical Device F ((GPIO Push-pull or Open-drain selection).....	281
19.13	Logical Device 16 (Deep Sleep)	284
19.14	Logical Device 17 (GPIOA).....	286
20.	SPECIFICATIONS	288
20.1	Absolute Maximum Ratings	288
20.2	DC CHARACTERISTICS.....	288
21.	AC CHARACTERISTICS	291
21.1	Power On / Off Timing	291
21.2	AC Power Failure Resume Timing	292
21.3	Clock Input Timing	295
21.4	PCI Timing	296
21.5	SMBus Timing.....	296
21.6	UART	297
21.7	Modem Control Timing	298
21.8	KBC Timing Parameters	299
21.8.1	Writing Cycle Timing.....	299
21.8.2	Read Cycle Timing	301
21.8.3	Send Data to K/B.....	301
21.8.4	Receive Data from K/B	301
21.8.5	Input Clock.....	302
21.8.6	Send Data to Mouse.....	302
21.8.7	Receive Data from Mouse	302
21.9	GPIO Timing Parameters	303
21.9.1	GPIO Write Timing	303
22.	TOP MARKING SPECIFICATIONS	304
23.	ORDERING INFORMATION.....	305
24.	PACKAGE SPECIFICATION	306
25.	REVISION HISTORY	308

LIST OF FIGURE

Figure 3-1 NCT5577D Block Diagram	5
Figure 4-1 NCT5577D Pin Layout.....	6
Figure 6-1 RSMRST#.....	18
Figure 6-2 PWROK	19
Figure 6-3 RSTOUT# and LRESET#.....	19
Figure 6-4 BKFD_CUT and LATCH_BKFD_CUT	20
Figure 6-5 PSON#.....	21
Figure 6-6 PWROK Block Diagram.....	22
Figure 6-7 Illustration of Dual Color LED application	23
Figure 6-8 Illustration of LED polarity.....	26
Figure 6-9 ASSC Application Diagram.....	28
Figure 7-1 Structure of the Configuration Register	35
Figure 7-2 Configuration Register	37
Figure 8-1 LPC Bus' Reads from / Write to Internal Registers	40
Figure 8-2 Serial Bus Write to Internal Address Register Followed by the Data Byte	41
Figure 8-3 Serial Bus Read from Internal Address Register.....	41
Figure 8-4 Analog Inputs and Application Circuit of the NCT5577D.....	42
Figure 8-5 Monitoring Temperature from Thermistor.....	44
Figure 8-6 Monitoring Temperature from Thermal Diode (Voltage Mode).....	45
Figure 8-7 Monitoring Temperature from Thermal Diode (Current Mode).....	45
Figure 8-8 PECI Temperature.....	47
Figure 8-9 Temperature and Fan Speed Relation after Tbase Offsets	48
Figure 8-10 Mechanism of Thermal Cruise™ Mode (PWM Duty Cycle)	52
Figure 8-11 Mechanism of Thermal Cruise™ Mode (DC Output Voltage)	52
Figure 8-12 Mechanism of Fan Speed Cruise™ Mode	53
Figure 8-13 SMART FAN™ IV & Close Loop Fan Control Mechanism	55
Figure 8-14 Fan Control Duty Mode Programming Flow	56
Figure 8-15 Close-Loop Fan Control RPM mode Programming Flow	57
Figure 8-16 SYS TEMP and Weight Value Relations	59
Figure 8-17 Fan Control Weighting Duty Mode Programming Flow	60
Figure 8-18 SMI Mode of Voltage and Fan Inputs	61
Figure 8-19 Shut-down Interrupt Mode	62
Figure 8-20 SMI Mode of SYSTIN I	63
Figure 8-21 SMI Mode of SYSTIN II	63
Figure 8-22 Shut-down Interrupt Mode	64
Figure 8-23 SMI Mode of CPUTIN	64
Figure 8-24 OVT# Modes of Temperature Inputs	67
Figure 8-25 Power measurement architecture.....	68
Figure 11-1 Keyboard and Mouse Interface.....	176
Figure 14-1 Power Control Mechanism.....	197
Figure 14-2 Power Sequence from S5 to S0, then Back to S5.....	198
Figure 14-3 The previous state is "on"	199
Figure 14-4 The previous state is "off"	199

Figure 14-5 Mechanism of Resume Reset Logic.....	201
Figure 15-1 Start Frame Timing with Source Sampled A Low Pulse on IRQ1	202
Figure 15-2 Stop Frame Timing with Host Using 17 SERIRQ Sampling Period.....	204
Figure 18-1 Data Transfer Format	208
Figure 18-2 SMBus Arbitration	209
Figure 18-3 Clock synchronization.....	209
Figure 18-4 SMBus Master Block Diagram.....	211
Figure 18-5 Programming Flow.....	212
Figure 18-6 TSI Routine	213
Figure 18-7 PCH Routine	213
Figure 18-8 PCH Routine	214
Figure 18-9 Manual Mode Programming Flow.....	215

LIST OF TABLE

Table 6-1 Pin Description	18
Table 7-1 Devices of I/O Base Address	36
Table 8-1 Temperature Data Format	44
Table 8-2 Display Registers – at SMART FAN™ I Mode	53
Table 8-3 Relative Registers – at Thermal Cruise™ Mode	53
Table 8-4 Relative Registers – at Speed Cruise™ Mode	54
Table 8-5 Relative Register-at SMART FAN™ IV Control Mode	55
Table 8-6 Relative Register-at Weight Value Control	59
Table 8-7 Relative Register of SMI functions	65
Table 8-8 Relative Register of OVT functions	66
Table 10-1 Register Summary for UART	169
Table 11-1 Bit Map of Status Register	177
Table 11-2 KBC Command Sets	178
Table 12-1 CIR Register Table	182
Table 14-1 Bit Map of Logical Device A, CR[E4h], Bits[6:5]	198
Table 14-2 Definitions of Mouse Wake-Up Events	200
Table 14-3 Timing and Voltage Parameters of RSMRST#	201
Table 15-1 SERIRQ Sampling Periods	203
Table 17-1 Relative Control Registers of GPIO 41 that Support Wake-Up Function	206
Table 17-2 GPIO Register Addresses	207
Table 18-1 SB-TSI Address Encoding	210
Table 18-2 PCH Command Summary	210
Table 18-3 SMBus Master Bank 0 Registers	216

1. GENERAL DESCRIPTION

The NCT5577D is a member of Nuvoton's Super I/O product line. The NCT5577D monitors several critical parameters in PC hardware, including power supply voltages, fan speeds and temperatures. In terms of temperature monitoring, the NCT5577D adopts the Current Mode (dual current source) and thermistor sensor approach. The NCT5577D also supports the Smart Fan control system, including "SMART FAN™ I and SMART FAN™ IV, which makes the system more stable and user-friendly.

The NCT5577D provides one high-speed serial communication port (UART), which includes a 16-byte send/receive FIFO, a programmable baud rate generator, complete modem-control capability and a processor interrupt system. The UART supports legacy speeds up to 115.2K bps as well as even higher baud rates of 230K, 460K, or 921K bps to support higher speed modems.

The NCT5577D provides flexible I/O control functions through a set of general purpose I/O (GPIO) ports. These GPIO ports may serve as simple I/O ports or may be individually configured to provide alternative functions.

The NCT5577D supports the Intel® PECI (Platform Environment Control Interface) and AMD® SB-TSI interface. It also supports AMD® CPU power on sequence and Intel® Deep Sleep Well glue logic to help customers to reduce the external circuits needed while using Deep Sleep Well function.

NCT5577D supports two-color LED control via GPIO outputs to indicate system power states. The NCT5577D supports Consumer IR function for remote control purpose. It also supports Advanced Power Saving function to further reduce the power consumption while the system is at S5 state.

The configuration registers inside the NCT5577D support mode selection, function enable and disable, and power-down selection. Furthermore, the configurable PnP features are compatible with the plug-and-play feature in Windows, making the allocation of the system resources more efficient than ever.

2. FEATURES

General

- Meet LPC Spec. 1.1
- Support AMD power on sequence
- Support SERIRQ (Serialized IRQ)
- Integrated hardware monitor functions
- Support DPM (Device Power Management), ACPI (Advanced Configuration and Power Interface)
- Programmable configuration settings
- Single 24-MHz or 48-MHz clock input
- Support selective pins of 5 V tolerance

UART

One high-speed, 16550-compatible UART with 16-byte send / receive FIFO

Support RS485

- Supports auto flow control

Fully programmable serial-interface characteristics:

- 5, 6, 7 or 8-bit characters
- Even, odd or no parity bit generation / detection
- 1, 1.5 or 2 stop-bit generation

Internal diagnostic capabilities:

- Loop-back controls for communications link fault isolation
- Break, parity, overrun, framing error simulation

Programmable baud rate generator allows division of clock source by any value from 1 to $(2^{16}-1)$

Maximum baud rate for clock source 14.769 MHz is up to 921K bps. The baud rate at 24 MHz is 1.5 M bps.

Keyboard Controller

8042-based keyboard controller

Asynchronous access to two data registers and one status register

Software-compatible with 8042

Support PS/2 mouse

Support Port 92

Support both interrupt and polling modes

Fast Gate A20 and Hardware Keyboard Reset

12MHz operating frequency

Hardware Monitor Functions

Smart Fan control system

Programmable threshold temperature to speed fan fully while current temperature exceeds this threshold in the Thermal Cruise™ mode

Support Current Mode (dual current source) temperature sensing method

Eight voltage inputs (CPUVCORE, VIN0, VIN1, VIN3, 3VCC, AVCC, 3VSB and VBAT)

Two fan-speed monitoring inputs

Two fan-speed controls
Dual mode for fan control (PWM and DC) for SYSFANOUT
Programmable hysteresis and setting points for all monitored items
Issue SMI# to activate system protection
Nuvoton Health Manager support
Provide I²C master / slave interface to read / write registers

CIR and IR (Infrared)

- Support IrDA version 1.0 SIR protocol with maximum baud rate up to 115.2K bps
- Support SHARP ASK-IR protocol with maximum baud rate up to 57,600 bps
- Support Consumer IR, including CIRTX, CIRRX.

General Purpose I/O Ports

Programmable general purpose I/O ports
Two access channels, indirect (via 2E/2F or 4E/4F) and direct (Base Address) access.

ACPI Configuration

Support Glue Logic functions
Support general purpose Watch Dog Timer functions (via GPIO pins)

OnNow Functions

Keyboard Wake-Up by programmable keys
Mouse Wake-Up by programmable buttons
OnNow Wake-Up from all of the ACPI sleeping states (S1-S5)

PECI Interface

Support PECI 1.1, 2.0 and 3.0 specification
Support 2 CPU addresses and 2 domains per CPU address

AMD SB-TSI Interface

Support AMD® SB-TSI specification

SMBus Interface

Support SMBus Slave interface to report Hardware Monitor device data
Support SMBus Master interface to get thermal data from PCH
Support SMBus Master interface to get thermal data from MXM module

Power Measurement

Support Power Consumption measurement

Fading LED driver control for power status and diagnostic indications

AMD® CPU Power on Sequence

Support AMD® CPU power on sequence

Advanced Power Saving

Advanced Sleep State Control to save motherboard Stand-by power consumption

Operation voltage

- 3.3 voltage

Characteristic

- Operation Temperature: 0°C ~ 70°C
- Operation Voltage: 3.0V ~ 3.6V
- Voltage Detection Accuracy: +/-16mV
- Temperature Detection Accuracy: +/- 1°C
- Fan Speed Detection Accuracy: +/- 1 Fan Count
- Fan Speed DC Mode Output
 - Range: 0~2.048V
 - Resolution: 8mV / LSB
 - Accuracy: +/- 4mV

Package

64-pin LQFP

Green

3. BLOCK DIAGRAM




Figure 3-1 NCT5577D Block Diagram

4. PIN LAYOUT




Figure 4-1 NCT5577D Pin Layout

5. PIN DESCRIPTION

Note: Please refer to 20.2 DC CHARACTERISTICS for details.

AOUT	- Analog output pin
AIN	- Analog input pin
IN _{tp3}	- 3.3V TTL-level input pin
IN _{tsp3}	- 3.3V TTL-level, Schmitt-trigger input pin
IN _{gp5}	- 5V GTL-level input pin
IN _{tp5}	- 5V TTL-level input pin
IN _{tscup5}	- 5V TTL-level, Schmitt-trigger, input buffer with controllable pull-up
IN _{tsp5}	- 5V TTL-level, Schmitt-trigger input pin
IN _{tdp5}	- 5V TTL-level input pin with internal pull-down resistor
O ₈	- output pin with 8-mA source-sink capability
OD ₈	- open-drain output pin with 8-mA sink capability
O ₁₂	- output pin with 12-mA source-sink capability
OD ₁₂	- open-drain output pin with 12-mA sink capability
O ₂₄	- output pin with 24-mA source-sink capability
OD ₂₄	- open-drain output pin with 24-mA sink capability
O ₄₈	- output pin with 48-mA source-sink capability
OD ₄₈	- open-drain output pin with 48-mA sink capability
I/O _{v3}	- Bi-direction pin with source capability of 6 mA and sink capability of 1 mA
I/O _{v4}	- Bi-direction pin with source capability of 6 mA
O _{12cu}	- output pin 12-mA source-sink capability with controllable pull-up
OD _{12cu}	- open-drain 12-mA sink capability output pin with controllable pull-up