imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



1.5A Automotive Buck Regulator with Watchdog

The NCV8881 consists of a Buck switching regulator (SMPS) with a combination SMPS output undervoltage monitor and CPU watchdog circuit. In addition, two fixed-voltage low dropout regulator outputs are provided, and share an LDO output voltage status output. Once enabled, regulator operation continues until the Watchdog signal is no longer present. The NCV8881 is intended for Automotive, battery-connected applications that must withstand a 40 V load dump. The switching regulator is capable of converting the typical 9 V to 19 V automotive input voltage range to outputs from 3.3 V to 8 V at a constant switching frequency, which can be resistor programmed or synchronized to an external clock signal. Enable input threshold and hysteresis are programmable, with the enable input state replicated at an open drain Ignition Buffer output. The regulators are protected by current limiting, input overvoltage and overtemperature shutdown, as well as SMPS short circuit shutdown.

Features

- 1.5 A Switching Regulator (internal power switch)
- 100 mA, 5 V LDO Output
- 40 mA, 8.5 V LDO Output
- Operating Range 5 V to 19 V
- Programmable SMPS Frequency
- SMPS can be Synchronized to an External Clock
- Programmable SMPS Output Voltage Down to 0.8 V
- $\pm 2\%$ Reference Voltage Tolerance
- Internal SMPS Soft-Start
- Voltage-mode SMPS Control
- SMPS Cycle–by–Cycle Current Limit and Short–Circuit Protection
- Internal Bootstrap Diode
- Logic level Enable Input
- Enable Input Hysteresis Programmable by External Resistor Divider
- Enable Input State is Replicated at an Open Drain Output
- CPU Watchdog with Resistor Programmable Delays
- Watchdog Reset Output also Indicates SMPS Output Out of Regulation
- Battery Input Withstands Load Dump to 40 V
- Low Standby Current
- Thermal Shutdown (TSD)
- NCV Prefix for Automotive and Other Applications Requiring Site and Change Controls
- These are Pb–Free Devices


Applications

- Audio
- Infotainment




ON Semiconductor®

http://onsemi.com




(Note: Microdot may be in either location)




ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 32 of this data sheet.

- Safety Vision Systems
- Instrumentation









MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Min/Max Voltage on WDI		–0.3 to 7	V
Min/Max Voltage on RDLY		–0.3 to 7	V
Min/Max Voltage on RESB		–0.3 to 7	V
Min/Max Voltage on EN		–0.3 to 10	V
Max EN Current		10	mA
Min EN Current (with zero VIN voltage)		-10	mA
Min/Max Voltage on SYNC		–0.3 to 7	V
Min/Max Voltage on ROSC		–0.3 to 7	V
Min/Max Voltage COMP		–0.3 to 7	V
Min/Max Voltage FB		–0.3 to 7	V
Min Voltage SW - DC - 20 ns		-0.7 -3	V
Max Voltage VIN to SW		40	V
Max Voltage VIN		40	V
Min/Max Voltage BST		-0.3 to 30	V
Min/Max Voltage BST to SW		–0.3 to 15	V
Min/Max Voltage on 8P5		–0.3 to 9.5	V
Max 8P5 Current		70	mA
Min/Max Voltage on LDOMON		–0.3 to 7	V
Min/Max Voltage on 5P0		–0.3 to 7	V
Min/Max Voltage IGNBUF		–0.3 to 7	V
Storage Temperature range		-55 to +150	°C
Operating Junction Temperature Range	TJ	-40 to + 150	°C
ESD withstand Voltage Human Body Model Machine Model Charged Device Model	V _{ESD}	2.0 200 >1.0	kV V kV
Moisture Sensitivity	MSL	Level 1	
Peak Reflow Soldering Temperature		260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

THERMAL CHARACTERISTICS

	Board/Mounting Con		
Parameter	Minimum Pad (Note 1)	1 sq. inch (Note 2)	Unit
Junction-to-case top (Ψ_{JT}, θ_{JT})	30	16	°C/W
Junction–to–pin 1(Ψ_{JL1} , θ_{JL1})	70	65	°C/W
Junction-to-board (Ψ_{JB} , θ_{JB}) (Note 3)	15	17	°C/W
Junction-to-ambient ($R_{\theta JA}$, θ_{JA})	150	55	°C/W

Specific Notes on Thermal Characterization Conditions:

NOTE: All boards are 0.062" thick FR4, 3" square, with varying amounts of copper heat spreader, in still air (free convection) conditions. Numerical values are derived from an axisymmetric finite-element model where active die area, total die area, flag area, pad area, and board area are equated to the actual corresponding areas.

1. 1 oz. copper, 17.2 mm² spreader area (minimum exposed pad, not including traces which are assumed).

2. 1 oz. copper, 645 mm² (1 in²) spreader area (includes exposed pad).

3. "Board" is defined as center of exposed pad soldered to board; this is the recommended number to be used for thermal calculations, as it best represents the primary heat flow path and is least sensitive to board and ambient properties.

PIN FUNCTION DESCRIPTIONS

Pin No.	Symbol	Description
1	IGNBUF	This open drain output is pulled low whenever the EN signal is latched and a low level is recognized at the EN input.
2	WDI	CMOS compatible Watchdog pulse input from a CPU. To be valid, the time between falling edges of this signal must be less than the programmed Watchdog Delay.
3	RDLY	Delay programming pin for POR, BOOT and Watchdog delays. Connect a resistor between this pin and ground.
4	RESB	This is an open drain output for resetting a CPU. RESB goes low if the WDI signal period is longer than the programmed Watchdog delay, if VIN is above or below operating voltage, if the SMPS output is out of regulation, or if the part is in thermal shutdown.
5	EN	Logic compatible Enable input. Once a high is received at the EN pin, the part enters a startup sequence. Until expiration of the Soft–Start Timer, a low at the EN pin will shut off the part. Upon expiration of the Soft–Start Timer, a low at the EN pin will shut the part off only if the SMPS output is out of regulation, or the signal at the WDI input is not valid.
6	SYNC	Logic compatible Synchronization input. Grounding this input allows a resistor between the ROSC pin and ground to control the switching frequency. Connecting this pin to an external clock synchronizes switching to the rising edge of the clock.
7	ROSC	Oscillator frequency programming pin. Connect an external resistor from this pin to GND to set the switching frequency. Leave this pin floating to operate at the default frequency of the internal oscillator. Switching frequency is not controlled by this resistance if a clock is present at the SYNC pin, but the resistance remains in control of the modulator ramp amplitude.
8	GND	Battery return, and ground reference for output voltages.
9	COMP	Switching Regulator Error Amplifier output for tailoring SMPS transient response with external compensation components.
10	FB	Feedback input pin to program Switching Regulator output voltage, and detect a low or shorted SMPS output condition.
11	BST	Bootstrap input provides drive voltage higher than VIN to the SMPS N–channel Power Switch for minimum switch $R_{DS(on)}$ and highest efficiency. For a typical application connect a 0.1 μ F ceramic capacitor from this pin to the SW pin, in close proximity to both pins.
12	SW	Switching node of the Switching Regulator. Connect the SMPS output inductor and cathode of the SMPS freewheeling diode to this pin.
13	VIN	Input voltage from battery. Place an input filter capacitor in close proximity to this pin.
14	8P5	Output of the internal 8.5 V linear regulator. This provides regulated gate drive voltage to the SMPS Power Switch. For a typical application connect a 4.7 μ F ceramic capacitor in series with 0.5 Ω from this pin to ground.
15	LDOMON	This open drain output is pulled low if either the 5P0 or 8P5 output is out of regulation.
16	5P0	Output of the internal 5 V linear regulator. For a typical application connect a 4.7 μF ceramic capacitor in series with 0.5 Ω from this pin to ground.
	EXPOSED PAD	Solder this to a low thermal impedance path for cooling.

GENERAL SPECIFICATIONS

ELECTRICAL CHARACTERISTICS (V_{VIN} = 13.2 V, V_{EN} = 2.0 V, C_{IN} = 4.7 μ F unless specified otherwise) Min/Max values are valid for the temperature range $-40^{\circ}C \le T_J \le 150^{\circ}C$ unless noted otherwise, and are guaranteed by test, design or statistical correlation.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
VIN UVLO						
START Voltage Threshold	V _{STRT}		5.0	5.6	6.0	V
STOP Voltage Threshold	V _{STP}		4.2	4.6	5.0	V
VIN UVLO Hysteresis	VINHYST		0.7	1.1		V
VIN OVERVOLTAGE					-	
STOP Voltage Threshold	V _{OVSTP}		19	20	21	V
RESTART Voltage Threshold	V _{OVSTT}		18	19.2		V
QUIESCENT CURRENT			-	-	-	-
VIN Quiescent Current	I _{qMAX}	V_{FB} = 1 V, T_J = 25°C, V_{SW} = 0 V		2	5	mA
VIN Shutdown Current	I _{qSBMAX}	V_{EN} = 0 V, T_J = 25°C, V_{SW} = 0 V		10	15	μA
ENABLE (EN PIN)						
EN Logic High Threshold	V _{ENSTHH}				1.6	V
EN Logic Low Threshold	V _{ENSTHL}		1.2			V
EN Input Current	IENSWL	V _{EN} = 1.2 V	35	42	55	μA
EN Input Current	I _{ENSWH}	V _{EN} = 1.6 V	0.8	1.4	3.0	μA
Response to Open Input			NCV8	8881 is dis	abled	
Enable Delay		EN high to LDO turn-on		38	50	μs
Clamp Current		V _{EN} = 5 V		5	20	μA
Clamp Voltage		I _{EN} = 10 mA	9	10.5	12	V
IGNITION BUFFER (IGNBUF PIN)						
IGNBUF Output leakage		V _{EN} > 1.6 V		0	5	μA
IGNBUF Output Voltage Low	V _{IGBLO}	V _{EN} < 1.2 V, sinking 0.5 mA		0.02	0.1	V
THERMAL SHUTDOWN (TSD)						
Thermal Shutdown	T _{TSD}	(Note 4)	160	170	180	°C
Thermal Shutdown Hysteresis		(Note 4)		35		°C

4. Guaranteed by design.

LDO REGULATORS

ELECTRICAL CHARACTERISTICS (V_{VIN} = 13.2 V, V_{EN} = 2.0 V, C_{IN} = 4.7 μ F unless specified otherwise) Min/Max values are valid for the temperature range $-40^{\circ}C \le T_J \le 150^{\circ}C$ unless noted otherwise, and are guaranteed by test, design or statistical correlation.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
5P0 OUTPUT	•	·				
Output UV START Threshold	V _{5UVSTT}	Percent of VO5PO	91	95	99	%
Output UV STOP Threshold	V _{5UVSTP}	Percent of V _{O5P0}	89	93	97	%
Output UV Hysteresis	V _{5VUVH}	Percent of V _{O5P0}		2		%
Output Voltage Range	V _{O5P0}	No load	4.8	5.0	5.2	V
Line Regulation		I _{OUT} = 1 mA, 6 V < V _{IN} < 19 V			4	mV/V
Current Limit			105	160	205	mA
Dropout Voltage		I_{5P0} = 70 mA, ΔV_{5P0} = 2%		315 (Note 6)	400	mV
Output Load Capacitance Range	C _O	Output capacitance for stability (Note 5)	3.9		100	μF
Output Load Capacitance ESR Range	ESR _{Co}	ESR for stability (Note 5)	0.2		5	Ω
Power Supply Ripple Rejection	PSRR	V_{VIN} = 13.2 V + 0.5 V _{pp} 100 Hz sine-wave, C _{5P0} = 10 µF (Note 5)		60		dB
Startup Overshoot		$R_{5P0LOAD}$ = 5 kΩ; C_{5P0} = 10 μF (Note 5)			3	%
8P5 OUTPUT		•				
Output UV START Threshold	V _{8UVSTT}	Percent of V _{O8P5}	91	95	99	%
Output UV STOP Threshold	V _{8UVSTP}	Percent of V _{O8P5}	89	93	97	%
Output UV Hysteresis	V _{8VUVH}	Percent of V _{O8P5}		2		%
Output Voltage Range	V _{O8P5}	No load; 9 V < V _{IN} < 19 V	8.26	8.5	8.74	V
Line Regulation		I _{OUT} = 1 mA, 9.5 V < V _{IN} < 19 V			7	mV/V
Current Limit			44	68	85	mA
Dropout Voltage		$I_{8P5} = 20 \text{ mA}, \Delta V_{8P5} = 2\%$		165 (Note 6)	300	mV
Output Load Capacitance Range	CO	Output capacitance for stability (Note 5)	3.9		100	μF
Output Load Capacitance ESR Range	ESR _{Co}	ESR for stability (Note 5)	0.2		5	Ω
Power Supply Ripple Rejection	PSRR	V_{VIN} = 13.2 V + 0.5 V_{pp} 100 Hz sine wave, C_{8P5} = 10 μF (Note 5)		60		dB
Startup Overshoot		$R_{8P5LOAD} = 10 \text{ k}\Omega; C_{8P5} = 10 \mu\text{F} \text{ (Note 5)}$			3	%
Output Clamp Voltage	V _{CLP8P5}	I _{8P5} = 67 mA into the NCV8881	9	11	13	V
LDOMON OUTPUT	•	•	•	•	•	•
Output leakage		$V_{5P0} > V_{5UVSTT}$ and $V_{8P5} > V_{8UVSTT}$		0.2	5	μΑ

Guaranteed by design.
T_J = 125°C

Output Voltage Low

 V_{5P0} < V_{5UVSTP} or V_{8P5} < V_{8UVSTP} , sinking 0.5 mA

V_{RBLO}

0.03

0.1

V

SMPS REGULATOR

ELECTRICAL CHARACTERISTICS (V_{VIN} = 13.2 V, V_{EN} = 2.0 V, V_{BST} = V_{SW} + 8.2 V, C_{BST} = 0.1 μ F, C_{IN} = 4.7 μ F unless specified otherwise) Min/Max values are valid for the temperature range $-40^{\circ}C \le T_J \le 150^{\circ}C$ unless noted otherwise, and are guaranteed by test, design or statistical correlation.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
SOFT-START	I		4		<u>.</u>	<u>.</u>
Soft-Start Completion Time	t _{SS}		3	5	7	ms
VOLTAGE REFERENCE (FB Pin)		•				
FB Voltage (COMP connected to FB)	V _{FBR}	$\begin{array}{l} T_J = 25^\circ C \\ -40^\circ C \ \leq T_J \ \leq \ 150^\circ C \end{array}$	0.792 0.784	0.8 0.8	0.808 0.816	V
FB PIN MONITOR (SMPS Output Monitor)		•				
FB Monitor High Threshold	V _{FBMONH}	V_{FB} increasing; Percent of V_{FBR}	91	95	99	%
FB Monitor Low Threshold	V _{FBMONL}	V_{FB} decreasing; Percent of V_{FBR}	89	93	97	%
FB Monitor Hysteresis	V _{FBMONY}		10	20		mV
FB Low to RESB Output Delay	t _{FBLDLY}			2.5	10	μs
ERROR AMPLIFIER		• •			-	
FB Bias Current	I _{FBBIAS}	V _{FB} = V _{FBR}	-0.1		0.1	μA
DC Gain	Av	(Note 7)	70			dB
Gain-Bandwidth Product	GBW	(Note 7)	8			MHz
Slew Rate COMP Rising		$V_{FB} = V_{FBR} - 25 \text{ mV}, C_{COMP} = 50 \text{ pF},$ $I_{COMP} = -1 \text{ mA}, V_{COMP}$ within ramp voltage levels. (Note 7)	6			V/µs
Slew Rate COMP Falling		V _{FB} = V _{FBR} +25 mV, C _{COMP} = 50 pF, I _{COMP} = 1 mA, V _{COMP} within ramp voltage levels. (Note 7)	6			V/µs
COMP Source Current	ISOURCE	V _{COMP} = 2.2 V V _{COMP} = 3.2 V	1.5 1.8	4 4	10 10	mA mA
COMP Sink Current	I _{SINK}	V _{COMP} = 2.2 V V _{COMP} = 1.1 V	1.3 0.6	3 1.6	10 10	mA mA
Ramp Peak Voltage			2.8	3.1	3.2	V
Ramp Valley Voltage			1.1	1.2	1.3	V
Ramp Amplitude			1.6	1.9	2.0	V
OSCILLATOR						
Frequency	F _{OSC}	R _{ROSC} = open ROSC = 36 kΩ	154 337	170	186 429	kHz
Maximum ROSC Controlled Frequency	F _{OSCMAX}	Resistor from ROSC to GND	500	700	850	kHz
ROSC Pin Voltage	V _{ROSC}	R _{ROSC} = open	0.970	1.02	1.080	V
SYNCHRONIZATION						
Frequency Range	f _{SYNCMX}	(Note 7)	160		600	kHz
Synchronization Delay	t _{SNCDLY}	From rising SYNC edge	200	370	500	ns
De-Synchronization Delay	t _{USNCDLY}	From last rising SYNC edge; ROSC = open	6.6	7.8	10	μs
Input Current		V _{SYNC} = 5.0 V		5	10	μA
SYNC Logic High Threshold	V _{SNCTHH}				2	V
SYNC Logic Low Threshold	V _{SNCTHL}		0.8			V
Response to Input Held High		Reverts to internal oscillator (Note 7)				

7. Guaranteed by design.

SMPS REGULATOR

ELECTRICAL CHARACTERISTICS (V_{VIN} = 13.2 V, V_{EN} = 2.0 V, V_{BST} = V_{SW} + 8.2 V, C_{BST} = 0.1 μ F, C_{IN} = 4.7 μ F unless specified otherwise) Min/Max values are valid for the temperature range $-40^{\circ}C \le T_J \le 150^{\circ}C$ unless noted otherwise, and are guaranteed by test, design or statistical correlation.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
SYNCHRONIZATION		•				
Minimum High Pulse Width	t _{PWHIMIN}	time V_{SYNC} is above 2 V (Note 7)	50			ns
Minimum Low Pulse Width	t _{PWLIMIN}	time V_{SYNC} is below 0.8 V (Note 7)	50			ns
DUTY CYCLE LIMITATIONS						
Minimum Off Time	t _{MINOFF}	SW falling to SW rising	50	120	200	ns
Minimum On Time	t _{MINON}	SW rising to SW falling	100	330	550	ns
CURRENT LIMIT						
Current Limit			1.75	2.2	3	А
Current Limit Response Time (Note 7)		From time of power switch turn-on			200	ns
SHORT CIRCUIT DETECTOR						
FB Pin Threshold	V _{FBSC}	% of V _{FBR}	70	76	85	%
Soft-Start Timer	t _{SSTIMR}	From start of Soft-start, % of t _{SS} (Note 7)	100		250	%
POWER SWITCH						
ON Resistance	R _{DSON}	V _{BST} = V _{SW} + 6.0 V, T _J = 25°C (Note 7)			360	mΩ
SW Risetime		Inductor current = 1 A, T _J = 25°C (Note 7)		30		ns
SW Falltime		Inductor current = 1 A, T _J = 25°C (Note 7)		30		ns

7. Guaranteed by design.

WATCHDOG

ELECTRICAL CHARACTERISTICS (V_{VIN} = 13.2 V, V_{EN} = 2 V, C_{IN} = 4.7 μ F unless specified otherwise) Min/Max values are valid for the temperature range $-40^{\circ}C \leq T_{J} \leq 150^{\circ}C$ unless noted otherwise, and are guaranteed by test, design or statistical correlation.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
WATCHDOG INPUT (WDI pin)	•	•				
Input High Voltage			2.0			V
Input Low Voltage					0.8	V
Input Current		V _{WDI} = 5.0 V		5	10	μA
Threshold Frequency	fwdth	to prevent RESB low R _{DLY} = 10 kΩ R _{DLY} = 20 kΩ R _{DLY} = 30 kΩ	20.85 10.42 6.95			Hz
RDLY INPUT	-			-	-	
Output Voltage		$R_{DLY} = 10 \text{ k}\Omega$	0.917	0.99	1.067	V
Output Voltage		$R_{DLY} = 30 \text{ k}\Omega$	0.940	1.02	1.092	V
RESB OUTPUT						
Output Voltage Low	V _{RBLO}	V _{FB} < V _{FBMONL} , sinking 0.5 mA		0.03	0.1	V
Output leakage		V _{FB} > V _{FBMONH}		0.4	5	μA
POR Delay Time	t _{POR}	$V_{FB} > V_{FBMONH}$ to RESB high; $R_{DLY} = 10 k\Omega$ $R_{DLY} = 20 k\Omega$ (Note 8) $R_{DLY} = 30 k\Omega$ (Note 8) $R_{DLY} = 30 R\Omega$ (Note 8)	4.0 8 12	5 10 15	6.0 12 18	ms

 R_{DLY} = open; R_{OSC} = 36 k Ω (Note 8) R_{DLY} = open; R_{OSC} = open

RESB high to low;

WDI low to RESB low;

 $R_{DLY} = 20 k\Omega$ (Note 8)

 $R_{DLY} = 10 \ k\Omega$

 ms

ms

t_{BD}

t_{WD}


8. Guaranteed by design.


Watchdog Delay Time


Boot Delay Time


FAULT RESPONSES


INPUTS		RESPONSE TO A SINGLE FAULT EVENT					FULL OPERATION
FAULT EVENT	EN	EN Latch	5P0	8P5	SMPS	RESB	RESTORED BY:
VIN Undervoltage	L	UNLATCH	SHUTDOWN	SHUTDOWN	SHUTDOWN	LOW	VIN > UVLO, EN High
VIN Undervoltage	Н	UNLATCH	SHUTDOWN	SHUTDOWN	SHUTDOWN	LOW	VIN > UVLO
VIN Overvoltage	L	Stays Latched	SHUTDOWN	SHUTDOWN	SHUTDOWN	LOW	VIN < OV Threshold
VIN Overvoltage	Н	Stays Latched	SHUTDOWN	SHUTDOWN	SHUTDOWN	LOW	VIN < OV Threshold
Thermal Shutdown	L	Stays Latched	SHUTDOWN	SHUTDOWN	SHUTDOWN	LOW	Decrease Temp
Thermal Shutdown	Н	Stays Latched	SHUTDOWN	SHUTDOWN	SHUTDOWN	LOW	Decrease Temp
5P0 Out of Regulation	L	Stays Latched	Current limited	Stays ON	Stays ON	No Effect	Remove Overload
5P0 Out of Regulation	Н	Stays Latched	Current limited	Stays ON	Stays ON	No Effect	Remove Overload
8P5 Out of Regulation	L	Stays Latched	Stays ON	Current limited	Stays ON	No Effect	Remove Overload
8P5 Out of Regulation	Н	Stays Latched	Stays ON	Current limited	Stays ON	No Effect	Remove Overload
SMPS Out of Regulation	L	UNLATCH	SHUTDOWN	SHUTDOWN	SHUTDOWN	LOW	EN High
SMPS Out of Regulation	Н	Stays Latched	Stays ON	Stays ON	Stays ON	LOW	Remove Overload
SMPS shorted to ground	L	UNLATCH	SHUTDOWN	SHUTDOWN	SHUTDOWN	LOW	EN High
SMPS shorted to ground	Н	UNLATCH	Stays ON	Stays ON	Latched OFF	LOW	EN Low, then High
Watchdog Signal Invalid	L	UNLATCH	SHUTDOWN	SHUTDOWN	SHUTDOWN	LOW	EN High
Watchdog Signal Invalid	Н	Stays Latched	Stays ON	Stays ON	Stays ON	Pulses Low	Apply Valid WDI

















OPERATING DESCRIPTION

INPUT VOLTAGE

VIN is the power supply input for all NCV8881 functions. Prior to the appearance of a valid high at the Enable input (EN pin), VIN voltage above the V_{STRT} threshold produces a low level at the Reset output (RESB).

INPUT UNDERVOLTAGE SHUTDOWN

An Undervoltage Lockout (UVLO) circuit monitors the voltage at the VIN pin. If the voltage is below the V_{STP} threshold it pulls RESB low, inhibits switching, and shuts down the LDOs.

INPUT OVERVOLTAGE SHUTDOWN

If input voltage is above the V_{OVSTP} threshold, RESB is pulled low, switching is inhibited, the Soft-start circuit is

reset, and the LDOs are shut off. Upon dropping below the V_{OVSTT} threshold, the LDOs will powerup and the SMPS will begin a soft-start sequence regardless of the state of the EN signal.

STATE DIAGRAM

Figure 41 shows the State Diagram for the NCV8881. States within numbered ellipses have common responses (such as to input overvoltage and high temperature shutdown) which force an exit from all states within.





Figure 41. State Diagram

ENABLE (EN PIN)

After VIN rises above V_{STRT} , EN below V_{ENSTHL} will maintain a standby mode which keeps the switching regulator, Watchdog Circuit, and LDO outputs off, and minimizes supply current. In this state the RESB output is low. A high logic level at the EN input activates all functions. Upon EN exceeding V_{ENSTHH} , 5P0 and 8P5 voltages are established, followed by soft-start of the switching regulator. Once either the 5P0 or 8P5 LDO reaches regulation, EN dropping below V_{ENSTHL} has no effect until the SS Timer expires. Thereafter, if the SMPS output voltage is out of regulation, or WDI pulse period exceeds the Watchdog Delay time t_{WD} , EN below V_{ENSTHL} puts the part in standby mode.








Figure 44. Enable Input Hysteresis Mechanism

When the EN pin is below V_{ENSTHL} , RHYST is in parallel with RPDOWN making the internal resistance from the EN pin to ground lower than when the EN pin is above V_{ENSTHH} . This produces hysteresis in the Enable function when there is resistance between the source of the Enable signal and the EN pin. A resistive divider from the Enable signal source to the EN pin (Figure 44) allows a wide range of activation/deactivation voltages. Note that this divider is also used in conjunction with an internal zener clamp to keep the EN pin voltage below the maximum voltage rating when battery is the enable signal. Given the lowest voltage that must enable the part VIH_{MIN} , and the highest voltage that must disable the part VIL_{MAX} the divider resistor values are:

R1 = 0.7874 * (**VIL**_{MAX} – 1.27)/(0.0005556 * 1/R2) [kΩ] [R2 in kΩ]

R2 = 1800*(1.2283 * VIL_{MAX} – VIH_{MIN})/(VIH_{MIN} – 86.823 * VIL_{MAX} + 108.7) [kΩ]

Minimum hysteresis is: 0.0415 * R1 [V] [R1 in kΩ]




Figure 45. Enable Input VILmax Programming Range versus VIH_{min} Setting

IGNITION BUFFER

The Ignition Buffer output IGNBUF reports the EN pin voltage level (high or low) detected by the EN input circuitry when the EN signal is latched. The NCV8881 will pull the IGNBUF output low if the Enable signal is low, and release the IGNBUF output if the Enable signal is high. The IGNBUF output is an open drain device which requires an external pullup resistor to a logic supply. IGNBUF is no longer controlled by EN when EN transitions low if the EN signal is not latched.

THERMAL SHUTDOWN

A thermal shutdown circuit will inhibit switching, reset the Soft-start circuit, and power down the 5P0 and 8P5 outputs if internal die temperature exceeds a safe level. Operation is automatically restored when die temperature has dropped below the thermal restart threshold regardless of the state of the EN signal.

5P0 OUTPUT

CURRENT LIMIT

5P0 output current is limited above the specified output current capability in order to limit inrush current at turn–on and also minimize power dissipation in the event of an output short circuit.

OUTPUT UNDERVOLTAGE MONITOR

Either the 5P0 output voltage must exceed V_{5UVSTT} or the 8P5 output voltage must exceed V_{8UVSTT} before the SMPS will begin soft–start. If the output is below V_{5UVSTP} , the LDOMON output will be pulled low.

STABILITY CONSIDERATIONS

The output capacitor helps determine three main performance characteristics of a linear regulator: starting delay, load transient response, and loop stability. The optimum capacitor type and value will depend on these three characteristics, as well as cost, availability, size and temperature constraints. Tantalum, aluminum electrolytic, film, and ceramic are all acceptable capacitor types for most applications. Values of 1 μ F or more work in many cases, however attention must be paid to the Equivalent Series Resistance (ESR). Aluminum electrolytic capacitors are the least expensive solution but both the value and ESR of this type of capacitor change considerably at low temperatures (-25°C or -40°C). The capacitor manufacturer's data sheet must be consulted for this information. Stability under all load and temperature conditions is guaranteed by a capacitor value greater than or equal to 4.7 µF and ESR between 0.2 and 5 Ω .

Besides powering external loads, the 5P0 output can be used to provide a regulated voltage to an ROSC pullup resistor as a convenient way to decrease the factory-set switching frequency.

8P5 OUTPUT

The regulated voltage provided by the 8P5 output is used to power the internal gate drive circuitry, but can also provide current to modest external circuit loads that can tolerate significant spike noise at the SMPS switching frequency.

CURRENT LIMIT

8P5 output current is limited above the specified output current capability in order to limit inrush current at turn–on and also minimize power dissipation in the event of an output short circuit.

OUTPUT UNDERVOLTAGE MONITOR

Either the 8P5 output voltage must exceed V_{8UVSTT} or the 5P0 output voltage must exceed V_{5UVSTT} before the SMPS will begin soft-start. The LDOMON output will be pulled low if the 8P5 output voltage is below V_{8UVSTP} .

OUTPUT OVERVOLTAGE CLAMP

If current is forced into the 8P5 output, a clamp will limit the voltage in order to protect the gate driver circuit from excessive voltage.

STABILITY CONSIDERATIONS

The output capacitor helps determine three main performance characteristics of a linear regulator: starting delay, load transient response, and loop stability. The optimum capacitor type and value will depend on these three characteristics, as well as cost, availability, size and temperature constraints. Tantalum, aluminum electrolytic, film, and ceramic are all acceptable capacitor types for most applications. Values of 1 μ F or more work in many cases, however attention must be paid to the Equivalent Series Resistance (ESR). Aluminum electrolytic capacitors are the least expensive solution but both the value and ESR of this type of capacitor change considerably at low temperatures $(-25^{\circ}C \text{ or } -40^{\circ}C)$. The capacitor manufacturer's data sheet must be consulted for this information. Stability under all load and temperature conditions is guaranteed by a capacitor value greater than or equal to 4.7 μ F and ESR between 0.2 Ω and 5 Ω .

SMPS OPERATION

LDO OUTPUT UNDERVOLTAGE MONITOR

Besides requiring the input voltage to be above V_{STRT} and the EN input to be above V_{ENSTHH} , either the 5P0 output voltage must exceed V_{5UVSTT} or the 8P5 output voltage must exceed V_{8UVSTT} before the SMPS will begin soft-start.

SOFT-START

Upon being enabled and released from all fault conditions, and after one of the LDO outputs reaches

regulation, a soft–start circuit slowly raises the switching regulator error amplifier reference to V_{FBR} in order to avoid overloading the input supply.

VOLTAGE REFERENCE

An internal, temperature compensated Bandgap voltage reference provides the SMPS Error Amplifier and the 5P0 and 8P5 linear regulators with a stable, precision reference voltage.

SMPS ERROR AMPLIFIER

The error amplifier is an operational amplifier. The Voltage Mode control method employed by the NCV8881 requires Type III compensation for optimum regulator response to load and line transients.

The output voltage of the error amplifier controls the duty cycle of the power switch by controlling the moment at which the power switch shuts off (power switch turn-ons occur at a fixed rate).

SMPS OSCILLATOR

With no connections to the ROSC or SYNC pins, the NCV8881 switching frequency will be the factory-set default frequency f_{OSC} of the internal oscillator.

ROSC SMPS FREQUENCY CONTROL

Connection of a resistor between the ROSC pin and ground will raise the switching frequency above the factory-set default according to the following equation.

$$F_{SW} = 6840 \times R_{ROSC}^{-0.97} + 170$$

Connection of a resistor between the ROSC pin and 5P0 will lower the switching frequency below the default. The

programmed switching frequency should be no higher than the highest synchronization frequency if synchronization is used.

SMPS SYNCHRONIZATION

Applying a clock signal to the SYNC pin will cause power switch turn-on edges to coincide with rising edges of the applied clock signal. When synchronization will be significantly higher than the default frequency, an ROSC resistor which sets the internal oscillator frequency at (but no higher than) the synchronization frequency can be used to maintain the switching frequency approximately the same as the synchronization frequency in the absence of the SYNC signal.

Besides controlling the switching frequency, the ROSC resistor controls the internal ramp slope, and can be used to adjust the gain of the pulse width modulator.

A steady low or high SYNC input will restore SMPS operation to the factory-set default or ROSC programmed frequency after the De-synchronization delay.

OUTPUT VOLTAGE REGULATION MONITOR

When the FB voltage is below V_{FBMONL} , RESB is pulled low, and the POR, BOOT and Watchdog Delays are initialized. When FB voltage exceeds V_{FBMONH} the POR Delay begins to time out. If, when the FB voltage is below V_{FBMONL} , the Soft–Start Timer has expired and the EN input is low, the NCV8881 will completely shut off (see Figures 46 through 48).




Figure 46. SMPS Overload During Startup




Figure 47. SMPS Overload after Successful Startup #1




Figure 48. SMPS Overload after Successful Startup #2

SMPS CURRENT LIMIT AND SHORT CIRCUIT PROTECTION

Every cycle, the power switch will be shut off if switch current exceeds the internal, fixed, current limit. After the Soft–Start Timer has expired, an extreme overload is prevented from producing switch current in excess of the current limit by detecting excessively low voltage at the FB pin and latching the SMPS regulator off. Toggling the EN input low then high, or cycling input voltage off and on is required to restart the SMPS (see bubble 5 of Figure 41, and Figures 49 - 51).




Figure 49. SMPS Short-Circuit during Startup




Figure 50. SMPS Short-Circuit after Successful Startup #1