

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









NDS9933A

Dual P-Channel Enhancement Mode Field Effect Transistor


General Description


This P-Channel enhancement mode power field effect transistor is produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance and provide superior switching performance.

These devices are particularly suited for low voltage apllications such as DC motor control and DC/DC conversion where fast switching,low in-line power loss, and resistance to transients are needed.

Features

- -2.8 A, -20 V. $R_{DS(on)} = 0.14 \Omega$ @ $V_{GS} = -4.5 V$ $R_{DS(on)} = 0.19 \Omega$ @ $V_{GS} = -2.7 V$ $R_{DS(on)} = 0.20 \Omega$ @ $V_{GS} = -2.5 V$.
- High density cell design for extremely low R_{DS(on)}.
- High power and current handling capability in a widely used surface mount package.
- Dual MOSFET in surface mount package.





Absolute Maximum Ratings T_A = 25°C unless otherwise noted

Symbol	Parameter	NDS9933A	Units	
V _{DSS}	Drain-Source Voltage		-20	V
V _{GSS}	Gate-Source Voltage		<u>+</u> 8	V
I _D	Drain Current - Continuous	(Note 1a)	-2.8	Α
	- Pulsed		-10	
P _D	Power Dissipation for Dual Operation		2	W
	Power Dissipation for Single Operation	(Note 1a)	1.6	
		(Note 1b)	1	
		(Note 1c)	0.9	
T _J , T _{stg}	Operating and Storage Junction Temperatur	-55 to +150	°C	

Thermal Characteristics


$R_{\theta^{JA}}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	78	°C/W
R ₀ JC	Thermal Resistance, Junction-to-Case	(Note 1)	40	°C/W

Package Outlines and Ordering Information

Device Marking	Device	Reel Size	Tape Width	Quantity
NDS9933A	NDS9933A	13"	12mm	2500 units

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = -250 \mu\text{A}$	-20			V
BV _{DSS} ΔT _J	Breakdown Voltage Temperature Coefficient	I_D = -250 μ A, Referenced to 25°C		-25		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = -16 V, V _{GS} = 0 V			-1	μΑ
I _{GSSF}	Gate-Body Leakage Current, Forward	$V_{GS} = 8 \text{ V}, V_{DS} = 0 \text{ V}$			100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	$V_{GS} = -8 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
On Char	acteristics (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = -250 \mu\text{A}$	-0.4	-0.65	-1	V
$\Delta V_{GS(th)} \over \Delta T_J$	Gate Threshold Voltage Temperature Coefficient	I_D = -250 μ A, Referenced to 25°C		4		mV/°C
R _{DS(on)}	Static Drain-Source On-Resistance	$\begin{split} V_{GS} &= -4.5 \text{ V}, \ I_D = -2.8 \text{ A} \\ V_{GS} &= -4.5 \text{ V}, \ I_D = -2.8 \text{A}, T_J = 125^{\circ}\text{C} \\ V_{GS} &= -2.7 \text{ V}, \ I_D = -1.5 \text{ A} \\ V_{GS} &= -2.5 \text{ V}, \ I_D = -1.5 \text{ A} \end{split}$		0.10 5 0.15 0 0.13 5 0.14	0.140 0.240 0.190 0.200	Ω
I _{D(on)}	On-State Drain Current	V _{GS} = -4.5 V, V _{DS} = -5 V	-10			Α
g FS	Forward Transconductance	$V_{DS} = -5 \text{ V}, I_{D} = -2.8 \text{ A}$		6.5		S
Dvnamio	Characteristics		ı			I
Ciss	Input Capacitance	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V},$		405		pF
Coss	Output Capacitance	f = 1.0 MHz		170		pF
C _{rss}	Reverse Transfer Capacitance			45		pF
Switchir	ng Characteristics (Note 2)		•			•
t _{d(on)}	Turn-On Delay Time	$V_{DD} = -5 \text{ V}, I_{D} = -1 \text{ A},$		6.5	13	ns
t _r	Turn-On Rise Time	$V_{GS} = -4.5 \text{ V}, R_{GEN} = 6 \Omega$		20	35	ns
t _{d(off)}	Turn-Off Delay Time			31	50	ns
t _f	Turn-Off Fall Time			21	35	ns
Qg	Total Gate Charge	$V_{DS} = -5 \text{ V}, I_{D} = -2.8 \text{ A},$		6	8.5	nC
Q _{gs}	Gate-Source Charge	$V_{GS} = -4.5 V$,		0.8		nC
Q _{gd}	Gate-Drain Charge			1.3		nC
Drain-Sc	ource Diode Characteristics and	d Maximum Ratings				•
Is	Maximum Continuous Drain-Source Did				-1.3	Α
V _{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = -1.3 A (Note 2)		-0.78	-1.2	V

the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta JA}$ is determined by the user's board design.



a. 78°C/W on a 0.5 in² pad of 2oz copper.





c. 135°C/W on a 0.003 in² pad of 2oz copper.

Scale 1 : 1 on letter size paper

2: Pulse Test: Pulse Width $\leq 300~\mu s,~Duty~Cycle \leq 2.0\%$

Typical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics (continued)







Figure 7. Gate-Charge Characteristics.








Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.





Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1. Transient themal response will change depending on the circuit board design.

SO-8 Tape and Reel Data and Package Dimensions







Packaging Description:


Packaging Description:

SOIC-8 parts are shipped in tape. The carrier tape is made from a dissipative (carbon filled) polycarbonate resin. The cover tape is a multilayer film (Heat Activated Adhesive in nature) primarily composed of polyester film, adhesive layer, sealant, and amit-static sprayed agent. These reeled parts in standard option are shipped with 2,500 units per 13° or 300cm diameter reel. The reels are dark blue in color and is made of polystyrene plastic (anti-static coated). Other option comes in 500 units per 7° or 177cm diameter reel. This and some other options are further described in the Packaging Information table.

These full reles are individually barcode labeled and placed inside a standard intermediate box (illustrated in figure 1.0) made of recyclable corrugated brown paper. One box contains two reels maximum. And these boxes are placed inside a barcode labeled shipping box which comes in different sizes depending on the number of parts shipped.

ESD Label

F63TN Label





F63TNL

SOIC-8 Unit Orientation

343mm x 342mm x 64mm Standard Intermediate box

Packaging Option L86Z D84Z o flow code) Rail/Tube TNR Packaging type TNR TNR Qty per Reel/Tube/Bag 2.500 4.000 500 Reel Size 13" Dia 13" Dia 7" Dia Box Dimension (mm 343y64y343 530v130v83 343y64y343 184v187v47 Max qty per Box 5,000 30,000 8,000 1,000 Weight per unit (gm) 0.0774 0.0774 0.0774 0.0774 Weight per Reel (kg) 0.6060 0.9696 0.1182 Note/Comments


SOIC (8lds) Packaging Information




Label




SOIC(8lds) Tape Leader and Trailer Configuration: Figure 2.0





SOIC(8lds) Embossed Carrier Tape






	Dimensions are in millimeter													
Pkg type	Α0	В0	w	D0	D1	E1	E2	F	P1	P0	K0	т	Wc	Тс
SOIC(8lds) (12mm)	6.50 +/-0.10	5.30 +/-0.10	12.0 +/-0.3	1.55 +/-0.05	1.60 +/-0.10	1.75 +/-0.10	10.25 min	5.50 +/-0.05	8.0 +/-0.1	4.0 +/-0.1	2.1 +/-0.10	0.450 +/- 0.150	9.2 +/-0.3	0.06 +/-0.02

Notes: A0, B0, and K0 dimensions are determined with respect to the EIA/Jedec RS-481 rotational and lateral movement requirements (see sketches A, B, and C).




Sketch A (Side or Front Sectional View)
Component Rotation



Sketch B (Top View)

Component Rotation



Sketch C (Top View)
Component lateral movement


SOIC(8lds) Reel Configuration: Figure 4.0

Reel Option


7" Dia 13" Dia Dim A


0.059 1.5

Tape Size



13" Diameter Option W2 max Measured at Hub







Dimensions are in inches and millimeters								
 Dim C	Dim D	Dim N	Dim W1	Dim W2	Dim W3 (LSL-USL)			
512 +0.020/-0.008 13 +0.5/-0.2	0.795 20.2	2.165 55	0.488 +0.078/-0.000 12.4 +2/0	0.724 18.4	0.469 - 0.606 11.9 - 15.4			
512 +0.020/-0.008	0.795	7.00	0.488 +0.078/-0.000	0.724	0.469 - 0.606			

SO-8 Tape and Reel Data and Package Dimensions, continued


SOIC-8 (FS PKG Code S1)





Scale 1:1 on letter size paper
Dimensions shown below are in:
inches [millimeters]

Part Weight per unit (gram): 0.0774



TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

 $\begin{array}{ccc} \mathsf{FACT^{\mathsf{TM}}} & \mathsf{QFET^{\mathsf{TM}}} \\ \mathsf{FACT}\,\mathsf{Quiet}\,\mathsf{Series^{\mathsf{TM}}} & \mathsf{QS^{\mathsf{TM}}} \end{array}$

 $\begin{array}{lll} \mathsf{FAST}^{\circledast} & \mathsf{Quiet}\,\mathsf{Series}^{\mathsf{TM}} \\ \mathsf{FASTr}^{\mathsf{TM}} & \mathsf{SuperSOT}^{\mathsf{TM}}\text{-3} \\ \mathsf{GTO}^{\mathsf{TM}} & \mathsf{SuperSOT}^{\mathsf{TM}}\text{-6} \\ \mathsf{HiSeC}^{\mathsf{TM}} & \mathsf{SuperSOT}^{\mathsf{TM}}\text{-8} \end{array}$

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.