



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

---

# **NET+Works™for NET+ARM**

## **Hardware Reference Guide**

---

This guide provides a description of the NET+ARM 15/40 hardware.

**Part Number/Version:** 8833198D

**Release Date:** September, 2000

**NETsilicon, Inc.**  
**411 Waverley Oaks Road Suite 227**  
**Waltham, MA 02452**  
**Tel: (781) 647-1234 or (800) 243-2333**  
**Home Page: [www.netsilicon.com](http://www.netsilicon.com)**

## **Important**

---

No title to or ownership of the software described in this document or any of its parts, including patents, copyrights and trade secrets, is transferred to customers. It is against the law to decipher, decompile, or develop source code for the software described in this document, or knowingly allow others to do so.

NETsilicon makes no representations or warranties regarding the contents of this document. Information in this document is subject to change without notice and does not represent a commitment on the part of NETsilicon. This manual is protected by United States Copyright Law, and may not be copied, reproduced, transmitted or distributed, in whole or part, without the express prior written permission of NETsilicon.

## **Copyright Notice**

---

© 2000 NETsilicon, Inc.

Printed in the United States of America. All rights reserved.

## **Trademarks**

---

ARM is a registered trademark of Advanced RISC Machines, Limited.

Green Hills Software and the Green Hills logo are trademarks, and MULTI is a registered trademark of Green Hills Software, Inc.

NETsilicon, the NETsilicon logo and NET+Works are trademarks of NETsilicon, Inc.

NET+ARM is a trademark of ARM Limited and is exclusively sublicensed to NETsilicon, Inc.

pSOS+ and pRISM+ are trademarks of Wind River Systems, Inc.

VxWorks is a registered trademark and Tornado is a trademark of Wind River Systems, Inc.

All other brand and product names are trademarks, service marks, registered trademarks, or registered service marks of their respective companies.

## **Important Notice**

---

NETsilicon reserves the right to make changes to its products without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

Certain applications using semiconductor products may involve potential risks of death, injury, or severe property or environmental damage (“Critical Applications”).

NETSILICON PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS, OR OTHER CRITICAL APPLICATIONS.

Inclusion of NETsilicon products in such applications is understood to be fully at the risk of the customer. Use of NETsilicon products in such applications requires the written approval of an appropriate NETsilicon officer.

NETsilicon assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does NETsilicon warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of NETsilicon covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

## Conventions

---

Conventions used in this guide are described as follows.

Convention	Description
<i>Italic</i> type	Used for emphasis and for book and manual titles, and reference documents.
<b>Bold</b> type	Used to indicate specific choices within instructions in procedures. For example, Click on <b>Software Installation</b> .
signal, signal*	All signals are active high unless suffixed with an asterisk (*) in which case they are active low.

### Note:

- All configuration register settings are reset to their inactive state unless otherwise noted.
- All addresses are defined in hexadecimal unless otherwise noted.

## Structure of this Guide

---

- Chapter 1, *Introduction*, contains information about the NET+ARM chip, its features, the applications in which it can be used, and the pins that support the ENI interface.
- Chapters 2 through 11 contain information on the CPU core and the various modules.
- Chapter 12, *Test Support*, contains information on the various tests that NET+ARM supports, including ATPG, PLL, BIST, ATE, and ARM debugging.
- Chapter 13, *Electrical Specifications*, contains information on DC and AC characteristics, output rise and fall timing, and crystal oscillator specifications.
- Chapter 14, *NET+ARM Package Guide*, contains information on the NET+ARM chip package and dimensions.

## Related Documentation

---

- *NET+Works Getting Started Guide*
- *NET+Works Software Reference Guide* provides a description of the Application Programming Interfaces (APIs) for developing HTML pages.
- *NET+Works User's Guide* explains how to use the NET+Works toolkit to develop programs for your application and hardware.

## Customer Support

---

We invite your comments and recommendations about both our products and our documentation. In the event that you have a question or technical problem with this product, you can contact us as follows:

Documentation Comments	techpubs@netsilicon.com
Technical Support	<b>Phone:</b> (800) 243-2333 / (781) 647-1234 <b>Fax:</b> (781) 893-1338 <b>Email:</b> tech_support@netsilicon.com

NETsilicon Home Page	<a href="http://www.netsilicon.com">www.netsilicon.com</a>
Online Problem Reporting	<a href="http://www.netsilicon.com/5supp_set/bug_report.htm">www.netsilicon.com/5supp_set/bug_report.htm</a>

You are encouraged to visit the Support section of the NETsilicon web site for documentation and software updates, FAQs, and technical information.

If you want to address a specific technical issue with the product, use the bug reporting system indicated as the online problem reporting. After the information entered into this system is analyzed, an engineer will call you regarding the problem.



# Table of Contents

---

<b>Chapter 1: Introduction .....</b>	<b>1-1</b>
1.1 NET+ARM Chip Overview .....	1-1
1.2 NET+ARM Chip Key Features .....	1-2
1.3 NET+ARM Chip Applications .....	1-5
1.4 NET+ARM Chip Pinout .....	1-7
1.5 Signal Description .....	1-14
1.5.1 System Bus Interface .....	1-14
1.5.2 Ethernet MII Interface.....	1-22
1.5.3 ENI Interface.....	1-23
1.5.4 ENI Interface Configured for IEEE 1284 Mode.....	1-24
1.5.5 ENI Interface Configured for ENI Host Mode .....	1-26
1.5.6 General Purpose I/O.....	1-30
1.5.7 Clock Generation .....	1-34
1.5.8 Test Support.....	1-35
1.5.9 ARM Debugger.....	1-35
1.5.10 Power .....	1-35
<b>Chapter 2: BBUS Module .....</b>	<b>2-1</b>
2.1 Address Decoding .....	2-1
2.2 BBus Arbiter .....	2-2
<b>Chapter 3: CPU Module.....</b>	<b>3-1</b>
3.1 Thumb Concept .....	3-1
3.2 Performance .....	3-2
3.3 ARM Exceptions .....	3-3
3.3.1 Exception Vector Table .....	3-3
3.3.2 Action on Entering an Exception.....	3-4
3.3.3 Action on Leaving an Exception .....	3-5
3.3.4 Exception Entry / Exit Summary .....	3-5
3.3.5 Reset Exception .....	3-6
3.3.6 Undefined Exception .....	3-7

## Table of Contents

3.3.7 SWI Exception .....	3-7
3.3.8 Abort Exception .....	3-7
3.3.10 IRQ Exception .....	3-8
3.3.11 FIRQ Exception .....	3-9
3.3.12 Exception Priorities.....	3-9
Highest Priority .....	3-9
Lowest Priority .....	3-9
3.3.13 Overview of the Hardware Interrupts .....	3-10
3.3.14 DMA Interrupts.....	3-12
3.3.15 ENI Interrupts .....	3-13
3.3.15.1 IEEE 1284 Mode .....	3-13
3.3.15.2 ENI Host Mode .....	3-13
3.3.16 Ethernet Receive/Transmit Interrupts .....	3-14
3.3.17 Serial Interrupts.....	3-15
3.3.18 Watchdog Timer Interrupts.....	3-16
3.3.19 Timers 1 and 2 Interrupts.....	3-16
3.3.20 Port C Interrupts.....	3-17
3.4 NET+40 With Cache .....	3-17
3.4.1 Block Diagram .....	3-17
3.4.2 BIU and Cache Controller .....	3-18
3.4.3 Cache .....	3-18
3.4.4 Cache Control Registers .....	3-20
3.4.5 Cache Operation .....	3-20
3.4.6 Cache Line Fill.....	3-21
3.4.7 Cache Line Flush .....	3-21
3.4.8 Cache Coherency .....	3-22
3.4.9 Cache Line Locking .....	3-22
3.4.10 Write Buffer .....	3-22
3.4.11 32-bit Pre-Fetch Feature .....	3-22
3.4.12 Cache Initialization .....	3-23
3.4.13 Cache Control Registers (NET+40 only).....	3-23
3.4.14 Cache RAM (NET+40 only).....	3-26
3.4.15 Cache TAG Format (NET+ 40 only) .....	3-27
<b>Chapter 4: DMA Controller Module .....</b>	<b>4-1</b>
4.1 DMA Controller Description .....	4-1

4.2 DMA Buffer Descriptor .....	4-3
4.3 DMA Controller Assignments .....	4-5
4.4 DMA Channel Configuration .....	4-7
4.4.1 DMA Buffer Descriptor Pointer .....	4-9
4.4.2 DMA Control Register.....	4-10
4.4.3 DMA Status/Interrupt Enable Register.....	4-12
4.5 Ethernet Receiver Considerations .....	4-14
4.6 External Peripheral DMA Support .....	4-14
4.6.1 Signal Description.....	4-14
4.6.2 External DMA Configuration .....	4-16
4.6.3 Fly-by Mode .....	4-17
4.6.4 Fly-by Write.....	4-17
4.6.5 Fly-by Read.....	4-17
4.6.5 Memory-to-Memory Mode .....	4-18
4.7 DMA Controller Reset .....	4-20

## **Chapter 5: Ethernet Controller Module..... 5-1**

5.1 Ethernet Front End (EFE) Module .....	5-1
5.2 Media Access Controller (MAC) Module .....	5-3
5.3 Ethernet Controller Configuration .....	5-4
5.3.1 Ethernet General Control Register.....	5-6
5.3.2 Ethernet General Status Register .....	5-11
5.3.3 Ethernet FIFO Data Register .....	5-14
5.3.4 Ethernet Transmit Status Register .....	5-15
5.3.5 Ethernet Receive Status Register .....	5-18
5.3.6 MAC Configuration Register.....	5-20
5.3.7 MAC Test Register .....	5-22
5.3.8 PCS Configuration Register.....	5-23
5.3.9 PCS Test Register .....	5-25
5.3.10 STL Configuration Register.....	5-26
5.3.11 STL Test Register .....	5-28
5.3.12 Transmit Control Registers .....	5-29
5.3.12.1 Back-to-Back IPG Gap Timer Register .....	5-29
5.3.12.2 Non Back-to-Back IPG Gap Timer Register .....	5-31
5.3.12.3 Collision Window / Collision Retry Register .....	5-35
5.3.12.4 Transmit Packet Nibble Counter.....	5-36

## Table of Contents

5.3.12.5 Transmit Byte Counter Register .....	5-36
5.3.12.6 Retransmit Byte Counter Register .....	5-37
5.3.12.7 Transmit Random Number Generator .....	5-37
5.3.12.8 Transmit Masked Random Number.....	5-38
5.3.12.9 Transmit Counter Decodes .....	5-38
5.3.12.10 Test Operate Transmit Counters .....	5-39
5.3.13 Receive Control Registers .....	5-40
5.3.13.1 Receive Byte Counter .....	5-40
5.3.13.2 Receive Counter Decodes .....	5-40
5.3.13.3 Test Operate Receive Counters.....	5-41
5.3.14 PCS Control Registers .....	5-42
5.3.14.1 Link Fail Counter.....	5-42
5.3.14.2 10 MB Jabber Counter .....	5-42
5.3.14.3 10 MB Loss of Carrier Counter .....	5-43
5.3.15 MII Control Registers .....	5-44
5.3.15.1 MII Command Register .....	5-44
5.3.15.2 MII Address Register.....	5-44
5.3.15.3 MII Write Data Register .....	5-45
5.3.15.4 MII Read Data Register .....	5-45
5.3.15.5 MII Indicators Register .....	5-46
5.3.16 Statistics Monitoring.....	5-47
5.3.16.1 CRC Error Counter .....	5-47
5.3.16.2 Alignment Error Counter .....	5-48
5.3.16.3 Code Error Counter.....	5-48
5.3.16.4 Long Frame Counter .....	5-49
5.3.16.5 Short Frame Counter.....	5-50
5.3.16.6 Late Collision Counter.....	5-50
5.3.16.7 Excessive Deferral Counter .....	5-51
5.3.16.8 Maximum Collision Counter .....	5-51
5.3.17 Station Address Filter Register .....	5-53
5.3.18 Station Address Register.....	5-54
5.3.19 Multicast Hash Table .....	5-56
5.3.19.1 Calculating Hash Table Entries .....	5-57
5.4 External CAM Filtering .....	5-62

<b>Chapter 6: ENI Controller Module.....</b>	<b>6-1</b>
6.1 ENI Controller Modes of Operation .....	6-1
6.2 IEEE 1284 Host Interface (4-Port) Module .....	6-3
6.2.1 IEEE 1284 Signal Cross Reference .....	6-7
6.2.2 IEEE 1284 Port Multiplexing .....	6-8
6.2.3 IEEE 1284 Mode Configuration .....	6-9
6.2.4 IEEE Negotiation .....	6-10
6.2.5 IEEE 1284 Forward Compatibility Mode.....	6-10
6.2.5.1 Compatibility SLOW Mode.....	6-11
6.2.5.2 Compatibility FAST Mode .....	6-11
6.2.6 IEEE 1284 Nibble Mode.....	6-12
6.2.7 IEEE 1284 Byte Mode .....	6-13
6.2.8 IEEE 1284 Forward ECP Mode.....	6-14
6.2.8.1 ECP SLOW Mode .....	6-15
6.2.8.2 ECP FAST Mode .....	6-15
6.2.9 IEEE 1284 Reverse ECP Mode .....	6-16
6.2.10 IEEE 1284 EPP Mode.....	6-18
6.3 ENI Shared RAM Module .....	6-21
6.4 ENI FIFO Mode Module .....	6-22
6.5 ENI Controller Configuration .....	6-24
6.5.1 ENI Module Hardware Initialization .....	6-25
6.5.2 General Control Register .....	6-26
6.5.3 General Status Register.....	6-29
6.5.4 ENI Mode FIFO Data Register .....	6-31
6.5.5 IEEE 1284 Port Control Registers .....	6-32
6.5.6 IEEE 1284 Channel Data Registers .....	6-37
6.5.7 IEEE 1284 Strobe Pulse Width.....	6-38
6.5.8 IEEE 1284 External Loopback Mode .....	6-39
6.5.9 ENI Module Interrupts .....	6-40
6.5.10 ENI Control Register .....	6-41
6.5.11 ENI Pulsed Interrupt Register .....	6-45
6.5.12 ENI Shared RAM Address Register .....	6-46
6.6 ENI Host Interface .....	6-47
6.6.1 Signal Description.....	6-49
6.6.2 Memory Map .....	6-53
6.6.3 Shared RAM .....	6-54

## Table of Contents

6.6.4 Shared Register .....	6-55
6.6.5 Clear Interrupts .....	6-58
6.6.6 Kyocera Interrupts .....	6-59
6.6.7 FIFO Data Register .....	6-60
6.6.8 FIFO Mask/Status Register.....	6-61
<b>Chapter 7: Serial Controller Module .....</b>	<b>7-1</b>
7.1 Bit-Rate Generator .....	7-2
7.2 Serial Protocols .....	7-3
7.2.1 UART Mode .....	7-3
7.2.2 HDLC Mode .....	7-4
7.2.3 SPI Mode .....	7-5
7.2.3.1 Limitations .....	7-6
7.2.3.2 FIFO Management .....	7-7
7.2.3.3 SPI Master Mode .....	7-9
7.2.3.4 SPI Slave Mode .....	7-13
7.3 General Purpose I/O Configurations .....	7-18
7.4 Serial Port Performance .....	7-19
7.5 Configuration .....	7-20
7.5.1 Serial Channel Control Register A .....	7-21
7.5.2 Serial Channel Control Register B.....	7-24
7.5.3 Serial Channel Status Register A .....	7-27
7.5.4 Serial Channel Bit-Rate Registers .....	7-32
7.5.5 Serial Channel FIFO Registers .....	7-35
7.5.6 Receive Buffer Gap Timer.....	7-36
7.5.7 HDLC Max Length Register.....	7-37
7.5.8 Receive Character Gap Timer.....	7-38
7.5.9 Receive Match Register .....	7-39
7.5.10 Receive Match MASK Register .....	7-40
7.5.11 Control Register C (HDLC).....	7-40
7.5.12 Status Register B (HDLC) .....	7-42
7.5.13 Status Register C (HDLC) .....	7-45
7.5.14 FIFO Data Register LAST (HDLC) .....	7-46

<b>GEN Module.....</b>	<b>8-1</b>
8.1 Module Configuration .....	8-1
8.2 GEN Module Hardware Initialization .....	8-2
8.2.1 System Control Register .....	8-3
8.2.2 System Status Register.....	8-8
8.2.3 PLL Control Register.....	8-9
8.2.4 Software Service Register.....	8-11
8.2.5 Timer Control Register .....	8-12
8.2.6 Timer Status Register.....	8-14
8.2.7 PORT A Register .....	8-15
8.2.8 PORT B Register .....	8-21
8.2.9 PORT C Register .....	8-27
8.2.10 Interrupt Enable Register .....	8-33
8.2.11 Interrupt Enable Register - Set.....	8-38
8.2.12 Interrupt Enable Register - Clear .....	8-38
8.2.13 Interrupt Status Register - Enabled .....	8-39
8.2.14 Interrupt Status Register - Raw .....	8-39
<b>Chapter 9: BUS Controller Module .....</b>	<b>9-1</b>
9.1 Data Transfer Modes .....	9-2
9.2 Bus Operation .....	9-2
9.3 Peripheral Cycle Termination .....	9-2
9.4 Dynamic Bus Sizing .....	9-3
9.5 Normal Operand Cycles .....	9-4
9.6 Burst Cycles .....	9-5
9.7 Read-Modify-Write Cycles .....	9-6
9.8 System Bus Arbiter .....	9-6
9.9 External Bus Master Support .....	9-7
9.9.1 Signal Description.....	9-7
9.9.2 Bus Arbitration .....	9-10
9.9.3 Memory Cycle Start.....	9-11
9.9.4 DRAM Address Multiplexing .....	9-11
9.9.5 Burst Operation.....	9-12
9.9.6 Completion.....	9-13
9.9.7 Throttling .....	9-13

## Table of Contents

<b>Chapter 10: Memory Controller Module .....</b>	<b>10-1</b>
10.1 Module Configuration .....	10-1
10.1.1 MEM Module Hardware Initialization .....	10-2
10.1.2 Memory Module Configuration Register .....	10-2
10.1.3 Chip Select Base Address Register.....	10-6
10.1.4 Chip Select Option Register .....	10-9
10.2 Pin Configuration .....	10-13
10.3 Static Memory Controller .....	10-14
10.3.1 Single Cycle Read/Write .....	10-14
10.3.2 Burst Cycles.....	10-17
10.4 NET+ARM Internal DRAM Address Multiplexing .....	10-17
10.5 NET+ARM External DRAM Address Multiplexing .....	10-21
10.6 FP/EDO DRAM Controller .....	10-22
10.6.1 Single Cycle Read/Write .....	10-23
10.6.2 Burst Cycles .....	10-24
10.7 Synchronous DRAM .....	10-24
10.7.1 SDRAM x16 Bursting Considerations .....	10-24
10.7.2 NET+ARM Chip SDRAM Interconnect .....	10-25
10.7.3 SDRAM A10/AP Support .....	10-28
10.7.4 Command Definitions.....	10-29
10.7.5 WAIT Configuration.....	10-29
10.7.6 BCYC Configuration .....	10-30
10.7.7 BSIZE Configuration .....	10-30
10.7.8 SDRAM Mode Register.....	10-30
10.7.9 SDRAM Read Cycles .....	10-31
10.7.10 SDRAM Write Cycles .....	10-32
10.8 DRAM Refresh .....	10-32
10.9 Peripheral Page Burst Size .....	10-33
<b>Chapter 11: SYS Module .....</b>	<b>11-1</b>
11.1 System Clock Generation .....	11-1
11.2 Reset Circuit .....	11-2
11.3 Clock Generation Circuit .....	11-4
11.3.1 SYSCLK Generation .....	11-6
11.3.2 XTAL Clock Generation .....	11-6

11.3.3 BCLK Generation .....	11-7
11.4 NET+ARM Chip Bootstrap Initialization .....	11-8
<b>Chapter 12: Test Support.....</b>	<b>12-1</b>
12.1 ATPG .....	12-2
12.2 PLL .....	12-3
12.3 BIST .....	12-4
12.4 ATE Testing .....	12-5
12.5 ARM DEBUG .....	12-5
<b>Chapter 13: Electrical Specifications .....</b>	<b>13-1</b>
13.1 Thermal Considerations .....	13-1
13.2 DC Characteristics .....	13-3
13.3 AC Characteristics .....	13-6
13.3.1 EDO DRAM Cycles .....	13-16
13.3.2 SDRAM Cycles .....	13-18
13.3.3 Refresh .....	13-24
13.4 Output Rise and Fall Timing .....	13-45
13.5 Crystal Oscillator Specifications .....	13-46
<b>Chapter 14: NET+ARM Chip Package Guide.....</b>	<b>14-1</b>

## Table of Contents

---

# Chapter 1

## Introduction

---

The NETsilicon NET+ARM chip is a single chip 32-bit RISC processor containing an integrated 10/100 Mbit Ethernet MAC and all the peripherals (other than RAM or ROM) required to complete an embedded networking peripheral application.

### 1.1 NET+ARM Chip Overview

---

#### CPU Core

- 32-bit RISC Processor
- 3rd Party Software Support
- 32-bit Internal Bus
- 2 Programmable Timers
- 2 Async Serial Ports
- 4K Cache (NET+40 only)

#### Bus Interface

- 8-bit, 16-bit, and 32-bit peripherals
- 28-bit External Address Bus
- Multi-master Support
- Normal and Burst Cycles
- 5 Programmable Chip-Selects
- Glueless Interface Flash & DRAM
- Configurable Endian Support

#### Integrated Ethernet Support

- 10/100 Mbit Media Access Controller MII Interface to External Ethernet PHY
- Bi-directional Capability
- Address Filtering
- Dedicated DMA Support

---

### **Integrated ENI Interface**

- 4-Port IEEE 1284 Host Interface
- ENI Host Interface
- Register-Mode Interface
- DMA Support

### **Low Power 3.3V Operation**

---

## **1.2 NET+ARM Chip Key Features**

---

### **32-bit ARM7TDMI RISC Processor**

- Full 32-bit ARM Mode
- Extremely Cost-efficient 16-bit Thumb Mode
- 15 General Purpose 32-bit Registers
- 32-bit Program Counter and Status Register
- 5 Supervisor Modes, One User Mode
- 15 MIPS Peak Performance - NET+ARM-15 chip and 40 MIPS Peak Performance - NET+ARM-40 chip
- 3rd-Party Software Support

### **Integrated 10/100 Ethernet MAC**

- 10/100 MII-based PHY Interface
- 10Mbit ENDEC Interface
- Supports TP-PMD and Fiber-PMD Devices
- Full Duplex
- Optional 4B/5B Coding
- Full Statistics Gathering (SNMP & RMON)
- Station, Broadcast, Multicast Address Detection & Filtering
- 128 Byte Transmit FIFO
- 2K Receive FIFO
- Intelligent Receive Side Buffer Selection

---

## **10 Channel DMA Controller**

- 2 Dedicated to Ethernet Transmit and Receive
- 4 Dedicated to Serial Transmit and Receive
- 4 Dedicated to P1284/ENI Interface
- Flexible Buffer Management
- 2 Channels Configurable for External Peripherals

## **P1284/ENI Interface**

- 4 IEEE 1284 Parallel Ports
- 64K Shared RAM ENI Interface (8 or 16 bit)
- Full Duplex FIFO Mode Interface (8 or 16 bit)
- 32 Byte Transmit/Receive FIFO Mode FIFOs

## **Serial Ports**

- 2 Fully Independent Serial Ports (UART, HDLC, SPI)
- 32-Byte Transmit/Receive FIFOs
- Internal Programmable Bit-rate Generators
- Bit Rates from 75 to 518400 in 16X Mode
- Bit Rates from 1200 to 4Mbps in 1X Mode
- Odd, Even, or No Parity
- 5, 6, 7, or 8 Bits
- 1 or 2 Stop Bits
- Both Internal and External Clock Support
- Receive Side Character and Buffer Gap Timers
- 4 Receive Side Data Match Detectors

## **Bus Interface**

- 5 Independent Programmable Chip Selects
- Supports 8-, 16-, and 32-bit Peripherals
- Supports External Address Decoding and Cycle Termination (32-bit peripherals only)
- Supports Dynamic Bus Sizing
- Supports ASYNC and SYNC Peripheral Timing

- 
- All Chip Selects Supports SRAM, FD/EDO DRAM, SDRAM, Flash, EEPROM Without External Glue
  - Internal DRAM Address Multiplexing
  - Internal Refresh Controller (CAS before RAS)
  - 256M Byte Addressing per Chip Select
  - Burst-mode Support
  - 0-15 Wait States per Chip Select
  - Bootstrap Support
  - External Bus Master Support
  - Supports Internal or External Bus Arbiters

### **Timers**

- Two Independent Programmable Timers (200 us to 500 ms)
- Programmable Watch-Dog Timer (Interrupt or Reset on Expiration)
- Programmable Bus Timer

### **General Purpose I/O**

- 24 Programmable I/O Interface Pins
- 4 Pins with Programmable Interrupt

### **Clock Generator**

- Requires Only a Simple External Crystal
- On-board Programmable Phase Lock Loop
- Supports Direct External Clock Input as well

### **Package**

- 208-pin Plastic Quad Flat Pack (0.020 inch; 0.5 mm pitch)

### **Power**


- 750mW Maximum (outputs switching)

### **Operating Voltage**

- 3.0 - 3.6 Volts

---

Figure 1-1 provides an overview of the modules that make up the NET+ARM chip.




**Figure 1-1: NET+ARM Chip Module Block Diagram**

## 1.3 NET+ARM Chip Applications

---

The NET+ARM chip can be used in any embedded environment requiring networking services in an Ethernet LAN. The NET+ARM chip contains an integrated ARM RISC processor, 10/100 Ethernet MAC, serial ports, IEEE 1284 parallel ports, memory controllers, and parallel I/O. The NET+ARM chip can interface with another processor using a register or shared RAM interface. The NET+ARM chip provides all the tools required for any embedded networking application.

Figure 1-2 shows a typical hardware design used in an embedded networking application. The NET+ARM chip can attach to another processor system using the 1284, ENI shared RAM, or ENI FIFO interfaces. Also, additional application-specific hardware can be attached to the NET+ARM chip system bus for custom applications that make use of the NET+ARM chip internal RISC processor.



**Figure 1-2: NET+ARM Chip Hardware Block Diagram**

## 1.4 NET+ARM Chip Pinout

Refer to Table 1-1 for details concerning the pinout of the NET+ARM chip.

	V	G	V	G	V	E	B	W	G
	C	NC	NC	DC	EE	E	ED	AA	N
GNDAC	157				B	B	B	N	
RESET*	158				E	E	E	D	
D28	159				D	D	D	D	
D29	160				C	C	D	D	
D30	161				D	D	D	D	
D31	162				C	C	D	D	
RW*	163				D	D	D	D	
TS*	164				C	C	D	D	
TA*	165				D	D	D	D	
TEA*	166				C	C	D	D	
BR*	167				D	D	D	D	
BG*	168				C	C	D	D	
BUSY*	169				D	D	D	D	
TDO	170				C	C	D	D	
TDI	171				D	D	D	D	
TMS	172				C	C	D	D	
TCK	173				D	D	D	D	
TRST*	174				C	C	D	D	
PLLVDD	175				D	D	D	D	
PLLVSS	176				C	C	D	D	
PLLTST*	177				D	D	D	D	
XTAL1	178				C	C	D	D	
XTAL2	179				D	D	D	D	
PLLAGND	180				C	C	D	D	
PULLPF	181				D	D	D	D	
VCCCO	182				C	C	D	D	
GNDDC	183				D	D	D	D	
BISTEN*	184				C	C	D	D	
SCANEN*	185				D	D	D	D	
VCCDC	186				C	C	D	D	
BCLK	187				D	D	D	D	
GNDDC	188				C	C	D	D	
OE*	189				D	D	D	D	
WE*	190				C	C	D	D	
CS*	191				D	D	D	D	
C\$1*/RAS1*	192				C	C	D	D	
C\$2*/RAS2*	193				D	D	D	D	
C\$3*/RAS3*	194				C	C	D	D	
C\$4*/RAS4*	195				D	D	D	D	
CAS0*	196				C	C	D	D	
CAS1*	197				D	D	D	D	
CAS2*	198				C	C	D	D	
CAS3*	199				D	D	D	D	
PDATA0	200				C	C	D	D	
PDATA1	201				D	D	D	D	
PDATA2	202				C	C	D	D	
PDATA3	203				D	D	D	D	
PDATA4	204				C	C	D	D	
PDATA5	205				D	D	D	D	
PDATA6	206				C	C	D	D	
PDATA7	207				D	D	D	D	
VCCAC	208				C	C	D	D	
	1 2 3 4 5 6 7 8 9 0	1 2 3 4 5 6 7 8 9 0	1 2 3 4 5 6 7 8 9 0	1 2 3 4 5 6 7 8 9 0	1 2 3 4 5 6 7 8 9 0	1 2 3 4 5 6 7 8 9 0	1 2 3 4 5 6 7 8 9 0	1 2 3 4 5 6 7 8 9 0	1 2 3 4 5 6 7 8 9 0
O									
	G P V G P P P P P P P P P P V G A A A A A A A B B B B B B V								
	N D D D D D D D D E I ! A A A A A A A A A A A A C N A A A A B R C A C N 7 6 5 4 3 2 1 0 7 6 5 4 3 2 C								
	D A A A A A A A N N N 0 1 2 3 4 5 6 7 8 9 1 1 I C D I I I I I R W S C C D / / / / / / / / / / / / C								
	A T T T T T T * T T 0 1 2 C C 3 4 5 6 W * K D D T D R R D C D T D R R R D D								
	C A A A A A A A I 2 O O D D * * C C X T T X X S T C X T T X X S C								
	8 9 1 1 1 1 1 1 * * R R A D R S C D R S D D R S C D R								
	0 1 2 3 4 5 I O * A A A A A A A B B B B B B								

Figure 1-3: NET+ARM Chip Pinout

The *Signal* column identifies the pin name for each I/O signal. Note that some signals have dual modes and are identified accordingly. The mode is configured via firmware using a configuration register (some modes may require hardware configuration during a RESET condition).

The *208QFP* column identifies the pin number assignment for a specific I/O signal.

The *I/O* column identifies whether the signal is input, output, or input/output.

The *Drive* column identifies the drive strength of an output buffer. The NET+ARM chip is being designed using one of three types of drivers; \*\*(2mA), \*\* (4mA), and \*\*(8mA).

The *Pad Cell* column indicates the type of I/O cell driver selected. All Pad Cells with a suffix of **u** provide an internal pullup resistor. All Pad Cells with a suffix of **d** provide an internal pulldown resistor. The pullup and pulldown resistors can effectively terminate floating inputs, however, these resistors are not strong enough to provide a sharp rising edge for outputs transitioning from Vol to tri-state.

<b>Signal</b>	<b>208 QFP Pin</b>	<b>Pad Cell</b>	<b>I/O</b>	<b>Drive</b>	<b>Description</b>	
<b>System Bus Interface</b>						
BCLK	187	pt3t03	O	8	Synchronous Bus Clock	
ADDR27	CS0OE*	117	pt3b02u	I/O	4	Address Bus
ADDR26	CS0WE*	116	pt3b02u	I/O	4	
ADDR25		115	pt3b02u	I/O	4	
ADDR24		114	pt3b02u	I/O	4	
ADDR23		113	pt3b02u	I/O	4	
ADDR22		112	pt3b02u	I/O	4	
ADDR21		111	pt3b02u	I/O	4	
ADDR20		110	pt3b02u	I/O	4	
ADDR19		109	pt3b02u	I/O	4	
ADDR18		108	pt3b02u	I/O	4	
ADDR17		107	pt3b02u	I/O	4	
ADDR16		106	pt3b02u	I/O	4	
ADDR15		103	pt3b02u	I/O	4	
ADDR14		102	pt3b02u	I/O	4	
ADDR13		101	pt3b02u	I/O	4	
ADDR12		100	pt3b02u	I/O	4	

**Table 1-1: NET+ARM Chip Pinout**

<b>Signal</b>	<b>208 QFP Pin</b>	<b>Pad Cell</b>	<b>I/O</b>	<b>Drive</b>	<b>Description</b>
ADDR11	99	pt3b02u	I/O	4	
ADDR10	98	pt3b02u	I/O	4	
ADDR9	97	pt3b02u	I/O	4	
ADDR8	96	pt3b02u	I/O	4	
ADDR7	95	pt3b02u	I/O	4	
ADDR6	94	pt3b02u	I/O	4	
ADDR5	93	pt3b02u	I/O	4	
ADDR4	92	pt3b02u	I/O	4	
ADDR3	91	pt3b02u	I/O	4	
ADDR2	90	pt3b02u	I/O	4	
ADDR1	89	pt3b02u	I/O	4	
ADDR0	88	pt3b02u	I/O	4	
DATA31	162	pt3b02	I/O	4	Data Bus
DATA30	161	pt3b02	I/O	4	
DATA29	160	pt3b02	I/O	4	
DATA28	159	pt3b02	I/O	4	
DATA27	155	pt3b02	I/O	4	
DATA26	154	pt3b02	I/O	4	
DATA25	153	pt3b02	I/O	4	
DATA24	152	pt3b02	I/O	4	
DATA23	151	pt3b02	I/O	4	
DATA22	150	pt3b02	I/O	4	
DATA21	149	pt3b02	I/O	4	
DATA20	148	pt3b02	I/O	4	
DATA19	147	pt3b02	I/O	4	
DATA18	146	pt3b02	I/O	4	
DATA17	145	pt3b02	I/O	4	
DATA16	142	pt3b02	I/O	4	
DATA15	141	pt3b02	I/O	4	
DATA14	140	pt3b02	I/O	4	
DATA13	139	pt3b02	I/O	4	
DATA12	138	pt3b02	I/O	4	

**Table 1-1: NET+ARM Chip Pinout (Continued)**