

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China











NHD-0216MW-PB3

Character OLED Display Module

NHD- Newhaven Display
0216- 2 lines x 16 characters
MW- Character OLED Module

P- Model B- Blue

3- 2.4V~5.5V Supply Voltage

Newhaven Display International, Inc.

2661 Galvin Ct. Elgin IL, 60124

Ph: 847-844-8795 Fax: 847-844-8796


Document Revision History

Revision	Date	Description	Changed by
0	07/05/2016	Initial Release	PB

Functions and Features

- 2 lines x 16 characters
- Built-in LCD comparable controller
- Parallel MPU interface
- 2.8V or 5.0V operation
- RoHS compliant
- Slim design
- Low Power
- Ultra-High Contrast

Mechanical Drawing



The drawing contained herein is the exclusive property of Newhaven Display International, Inc. and shall not be copied, reproduced, and/or disclosed in any format without permission.

Pin Description

Parallel Interface:

Pin No.	Symbol	External Connection	Function Description								
1	GND	Power Supply	Ground								
2	VDD_SEL	Power Supply	Supply Voltage for Logic Operation								
			VDD_SEL must be No Connect for 5V operation, VDD_SEL=2.8V for								
			low voltage operation.								
3	VDDIO	Power Supply	Supply Voltage for Logic I/O								
			VDDIO=5V for 5V operation, VDDIO=2.8V for low voltage operation.								
4	D/C	MPU	Data/Command select signal. D/C=0: Command, D/C=1: Data								
5	R/W	MPU	Read/Write select signal, R/W=1: Read R/W=0: Write								
6	E	MPU	Operation Enable signal. Falling edge triggered.								
7-10	DB0 – DB3	MPU	Four low order bi-directional three-state data bus lines.								
			These four are not used during 4-bit operation.								
11-14	DB4 – DB7	MPU	Four high order bi-directional three-state data bus lines.								
15	/CS	MPU	Active LOW Chip Select signal								
16	/RES	MPU	Active LOW Reset signal								
17-18	BSO – BS1	MPU	MPU interface select signal								

5V I/O Regulator Jumper Select

Solder Jumper	2.8V	5V
Name	Operation	Operation
SJ1	Open (default)	Short




MPU Interface Pin Selections


Pin	4-bit Parallel	4-bit Parallel	8-bit Parallel	8-bit Parallel
Name	6800 interface	8080 interface	6800 interface	8080 interface
BS0	1	1	0	0
BS1	0	1	0	1


MPU Interface Pin Assignment Summary


Bus			Dat	a/Comma	and Inter	face			Control Signals						
Interface	D7	D6	D5	D4	D3	D2	D1	D0	E	R/W	/cs	D/C	/RES		
4-bit 6800		D[7	' :4]			Tie l	_OW		Е	R/W	/CS	D/C	/RES		
4-bit 8080		D[7	' :4]			Tie l	_OW		/RD	/WR	/CS	D/C	/RES		
8-bit 6800				D[7	7:0]				Е	R/W	/CS	D/C	/RES		
8-bit 8080				D[7	7:0]				/RD	/WR	/CS	D/C	/RES		


Wiring Diagram




















Electrical Characteristics

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Operating Temperature Range	Тор	Absolute Max	-40	-	+85	°C
Storage Temperature Range	Tst	Absolute Max	-40	-	+90	°C
Supply Voltage for Logic	VDD	(2.9)/1/O Application)	2.4	2.8	VDDIO	V
Supply Voltage for I/O Pins	VDDIO	(2.8V I/O Application)	2.4	2.8	3.6	V
Supply Voltage for Logic	VDD	(F)/I/O Application)	-	-	-	V
Supply Voltage for I/O Pins	VDDIO	(5V I/O Application)	4.4	5.0	5.5	V
Supply Current	IDD	-	-	10	40	mA
Sleep Mode Current	IDD _{SLEEP}	-	-	.05	1	mA
"H" Level input	Vih		0.8*VDD	-	-	V
"L" Level input	Vil		-	-	0.2*VDD	V
"H" Level output	Voh		0.9*VDD	-	-	V
"L" Level output	Vol		-	-	0.1*VDD	V

Optical Characteristics

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Viewing Angle – Top			80	-	-	0
Viewing Angle – Bottom		C=> 10 000.1	80	-	-	0
Viewing Angle – Left		Cr ≥ 10,000:1	80	-	-	0
Viewing Angle – Right			80	-	-	0
Contrast Ratio	Cr		10,000:1	-	-	-
Response Time (rise)	Tr	-	-	10	-	us
Response Time (fall)	Tf	-	-	10	-	us
Brightness		50% checkerboard	60	80	-	cd/m ²
Lifetime		Ta=25°C, 50%	25,000	-	-	Hrs
		checkerboard				

Note: Lifetime at typical temperature is based on accelerated high-temperature operation. Lifetime is tested at average 50% pixels on and is rated as Hours until **Half-Brightness**. The Display OFF command can be used to extend the lifetime of the display.

Luminance of active pixels will degrade faster than inactive pixels. Residual (burn-in) images may occur. To avoid this, every pixel should be illuminated uniformly.

Controller Information

Built-in US2066 controller.

Please download specification at http://www.newhavendisplay.com/app notes/US2066.pdf

DDRAM Address

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
ſ	00	01	02	03	04	05	06	07	80	09	0A	OB	0C	0D	0E	OF
	40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F

Table of Commands

1. Fundame	icai	Com	IIIai	u sec			In	structi	on Cod	e				1
Command	IS	RE	SD	D/C#	R/W# (WR#)	D7	D6	D5	D4	D3	D2	D1	DO	Description
Clear Display	x	x	0	0	0	0	0	0	0	0	0	0	1	Write "20H" to DDRAM and set DDRAM address to "00H" from AC.
Return Home	x	0	0	0	0	0	0	0	0	0	0	1	*	Set DDRAM address to "00H" from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed.
Entry Mode Set	x	0	0	0	0	0	0	0	0	0	1	I/D	S	Assign cursor / blink moving direction with DDRAM address. I/D = "1": cursor/ blink moves to right and DDRAM address is increased by 1 (POR) I/D = "0": cursor/ blink moves to left and DDRAM address is decreased by 1 Assign display shift with DDRAM address. S = "1": make display shift of the enabled lines by the DS4 to DS1 bits in the shift enable instruction. Left/ right direction depends on I/D bit selection. S = "0": display shift disable (POR)
	x	1	0	0	0	0	0	0	0	0	1	BDC	BDS	Common bi-direction function. BDC = "0": COM31 -> COM0 BDC = "1": COM0 -> COM31 Segment bi-direction function. BDS = "0": SEG99 -> SEG0, BDS = "1": SEG0 -> SEG99
Display ON / OFF Control	x	0	0	0	0	0	Ö	0	0	1	D	С	В	Set display/cursor/blink ON/OFF D = "1": display ON, D = "0": display OFF (POR), C = "1": cursor ON, C = "0": cursor OFF (POR), B = "1": blink ON, B = "0": blink OFF (POR).
Extended Function Set	x	1	0	0	0	0	0	0	0	1	PW	B/W	NW	Assign font width, black/white inverting of cursor, and 4-line display mode control bit. FW = "1": 6-dot font width, FW = "0": 5-dot font width (POR), B/W = "1": black/white inverting of cursor enable, B/W = "0": black/white inverting of cursor

1. Fundame	ntal	Com	man	d Set			т.	etmeti	on Cod	la.				
Command	IS	RE	SD	D/C#	R/W#	D7	D6	D5	D4	D3	D2	D1	DO	Description
				<i>D</i> / C#	(WR#)	<i>.</i>		55			, D2		50	disable (POR) NW = "1": 3-line or 4-line display mode NW = "0": 1-line or 2-line display mode
Cursor or Display Shift	0	0	0	0	0	0	0	0	1	s/c	R/L	*	*	Set cursor moving and display shift control bit, and the direction, without changing DDRAM data. S/C = "1": display shift, S/C = "0": cursor shift, R/L = "1": shift to right, R/L = "0": shift to left
Double Height (4- line) / Display-dot shift	0	1	0	0	0	0	0	0	1	UD2	UD1	*	DH'	UD2~1: Assign different doubt height format (POR=11b) Refer to Table 7-2 for details DH' = "1": display shift enable DH' = "0": dot scroll enable (POR)
Shift Enable	1	1	0	0	0	0	Õ	0	1	DS4	DS3	DS2	DS1	DS[4:1]=1111b (POR) when DH' = 1b Determine the line for display shift. DS1 = "1/0": 1 st line display shift enable/disable DS2 = "1/0": 2 rd line display shift enable/disable DS3 = "1/0": 3 rd line display shift enable/disable DS4 = "1/0": 4 th line display shift enable/disable.
Scroll Enable	1	1	0	0	0	0	0	0	1	HS4	HS3	HS2	HS1	HS[4:1]=1111b (POR) when DH' = 0b Determine the line for horizontal smooth scroll. HS1 = "1/0": 1 st line dot scroll enable/disable HS2 = "1/0": 2 rd line dot scroll enable/disable HS3 = "1/0": 3 rd line dot scroll enable/disable HS4 = "1/0": 4 ^{ft} line dot scroll enable/disable.
Function Set	x	0	0	0	0	0	0	1	*	N	DH	RE (0)	IS	Numbers of display line, N when N = "1": 2-line (NW=0b) / 4-line (NW=1b), when N = "0": 1-line (NW=0b) / 3-line (NW=1b) DH = " 1/0": Double height font control for 2-line mode enable/ disable (POR=0) Extension register, RE ("0") Extension register, IS

2000 200	deserv	Q-150	(554) 15		- 4		In	structi	on Cod	le		y:	111	1100 - H00104
Command	IS	RE	SD	D/C#	R/W# (WR#)	D7	D6	D5	D4	D3	D2	D1	D0	Description
	x	1	0	0	0	0	0	1	*	N	BE	RE (1)	REV	CGRAM blink enable BE = 1b: CGRAM blink enable BE = 0b: CGRAM blink disable (POR) Extension register, RE ("1") Reverse bit REV = "1": reverse display, REV = "0": normal display (POR)
Set CGRAM address	0	0	0	0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0	Set CGRAM address in address counter. (POR=00 0000)
Set DDRAM Address	x	0	0	0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Set DDRAM address in address counter. (POR=000 0000)
Set Scroll Quantity	x	1	0	0	0	1	*	SQ5	SQ4	SQ3	SQ2	SQ1	SQ0	Set the quantity of horizontal dot scroll. (POR=00 0000) Valid up to SQ[5:0] = 110000b
Read Busy Flag and Address/ Part ID	×	x	0	0	1	BF	AC6 / ID6	AC5 / ID5	AC4 / ID4	AC3 / ID3	AC2 / ID2	AC1 / ID1	ACO / IDO	Can be known whether during internal operation or not by reading BF. The contents of address counter or the part ID can also be read. When it is read the first time, the address counter can be read. When it is read the second time, the part ID can be read. BF = "1": busy state BF = "0": ready state
Write data	x	x	0	1	0	D7	D6	D5	D4	D3	D2	D1	D0	Write data into internal RAM (DDRAM / CGRAM).
Read data	x	x	0	1	1	D7	D6	D5	D4	D3	D2	D1	D0	Read data from internal RAM (DDRAM / CGRAM).

2. Extended Co Command	_		SD	434		Tr	stru	ctio	ı Cor	le					Description
				D/C#	R/W# (WR#)	Hov	D7	D6		D4	D3	D2	D1	D0	Jest pron
	X	1	0	0	0	71	0	1	1	1	0	0	0	1	$A[7:0] = 00h$, Disable internal V_{DD}
	X	1	0	1	0	A[7:0]	A ₇	A ₆	As	A	A_3	A ₂	A	A	regulator at 5V I/O application mode
unction election A	2003									3.5					A[7:0] = 5Ch, Enable internal V _{DD} regulator at 5V I/O application mode (POR)
	X	1	0	0	0	72	0	1	1	1	0	0	1	0	OPR[1:0]: Select the character no. o
	x	1	0	1	0		*	*	*	*	ROM	ROM		OPR	character generator
	^	Ť	ľ					5.			1	0	1	0	OPR[1: CGROM CGRAM
															0]
															00b 240 8 01b 248 8
															10b 250 6
															11b 256 0
election B															ROM[1:0]: Select character ROM
	x	1	х	0	0	78 / 79	0	1	1	1	1	0	0	SD	Extension register, SD SD = 0b: OLED command set is disabled (POR) SD = 1b: OLED command set is

3. OLED Com	-			*											<i>\$</i> 5
Command	IS	RE	SD			10 0	Inst	ructi	on C	ode	15 2		10 0		Description
				D/C#	R/W# (WR#)	Hex	D7	D6	D5	D4	D3	D2	D1	D0	
Set Contrast Control	X	1 1	1	0	0	81 A[7:0]	1 A ₇	0 A ₆	0 A ₅	0 A ₄	0 A ₃	0 A ₂	0 A ₁		Double byte command to select 1 out of 256 contrast steps. Contrast increases as the value increases. (POR = 7Fh)
Set Display Clock Divide Ratio/Oscillator Frequency	X	1 1	1 1	0 0	0 0	D5 A[7:0]	1 A ₇	1 A ₆	0 A ₅	1 A ₄	0 A ₃	1 A ₂	0 A ₁	A ₀	A[3:0]: Define the divide ratio (D) of the display clocks (DCLK): divide ratio = A[3:0] + 1 (POR=0000b) A[7:4]: Set the Oscillator Frequency, Fosc. Oscillator Frequency increases with the value of A[7:4] and vice versa. (POR=0111b) Range:0000b~1111b Frequency increases as setting value increases.
Set Phase Length	X	1 1	1	0 0	0 0	D9 A[7:0]	1 A ₇	1 A ₆	0 A ₅	1 A ₄	1 A ₃	0 A ₂	0 A ₁	1 A ₀	A[3:0]: Phase 1 period of up to 32 DCLK; clock 0 is an valid entry with 2 DCLK (POR=1000b) A[7:4]: Phase 2 period of up to 15 DCLK; clock 0 is invalid entry (POR=0111b)
Set SEG Pins Hardware Configuration	X	1 1	1 1 1	0	0	DA A[5:4]	1 0	1 0	0 A ₅	1 A ₁	1 0	0 0	1 0	0	A[4]=0b, Sequential SEG pin configuration A[4]=1b (POR), Alternative (odd/even) SEG pin configuration A[5]=0b (POR), Disable SEG Left/Right remap A[5]=1b, Enable SEG Left/Right remap Refer to Table 6-4 for details
Set V _{⊙MH} Deselect Level	X	1	1	0 0	0 0	DB A[6:4]	1 0	1 A ₆	0 A ₅	1 A ₁	1 0	0 0	1 0	1 0	A[6:4] Hex V COMH deselect level Code Code


3. OLED Com Command	IS						Inst	ructi	on C	ode					Description
	(Separate)				R/W# (WR#)	Hex	D7	D6	D5	D4	D3	D2	D1	D0	The state of the s
Function Selection C	X	1	11.55	0	0 0	DC A[7:0]	1 A ₇	1 0	0 0	1 0	1 0	1 0	0 A ₁	O A ₀	Set VSL & GPIO Set VSL: A[7] = 0b: Internal VSL (POR) A[7] = 1b: Enable external VSL Set GPIO: A[1:0] = 00b represents GPIO pin HiZ, input disabled (always read as low) A[1:0] = 01b represents GPIO pin HiZ, input enabled A[1:0] = 10b represents GPIO pin output Low (RESET) A[1:0] = 11b represents GPIO pin
Set Fade Out and Blinking	X	1	1 1	0 0	0 0	23 A[5:0]	0 *	0 *	1 A ₅	0 A ₄	0 A ₃	0 A ₂	1 A ₁		output High A[5:4] = 00b Disable Fade Out / Blinking Mode[RESET] A[5:4] = 10b Enable Fade Out mode. Once Fade Mode is enabled, contrast decrease gradually to all pixels OFF. Output follows RAM content when Fade mode is disabled. A[5:4] = 11b Enable Blinking mode. Once Blinking Mode is enabled, contrast decrease gradually to all pixels OFF and than contrast increase gradually to normal display. This process loop continuously until the Blinking mode is disabled. A[3:0] Set time interval for each fade step O000b 8 Frames O001b 16 Frames O010b 24 Frames : : : : : : : : : : : : : : : : : : :

Timing Characteristics


6800-Series Parallel Interface:

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time (write cycle)	400	-	-	ns
t _{AS}	Address Setup Time	13	-	-	ns
t _{AH}	Address Hold Time	17	-	1	ns
t _{cs}	Chip Select Time	0	12	E26	ns
t _{CH}	Chip Select Hold Time	0	-	E))	ns
t _{DSW}	Write Data Setup Time	35	7.5	-	ns
t _{DHW}	Write Data Hold Time	18	2.50	-	ns
t _{DHR}	Read Data Hold Time	13	-	H 1	ns
toH	Output Disable Time	-	12	90	ns
t _{ACC}	Access Time (RAM)			200	ns
	Access Time (command)		-	200	ns
PW _{CSL}	Chip Select Low Pulse Width (read RAM)	250		-	ns
	Chip Select Low Pulse Width (read Command)	250	1000	<u> 226</u>	ns
e e e	Chip Select Low Pulse Width (write)	50	72	<u>~</u> /	ns
PW _{CSH}	Chip Select High Pulse Width (read)	155	-		ns
10101.00	Chip Select High Pulse Width (write)	55	-	-	ns
t _R	Rise Time			15	ns
t _F	Fall Time		-	15	ns

Condition 1: /CS low pulse width > E high pulse width





Condition 2: /CS low pulse width < E high pulse width



8080-Series Parallel Interface:

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time (write cycle)	400	-	-	ns
t _{AS}	Address Setup Time	13	-	-	ns
t _{AH}	Address Hold Time	17	-	-	ns
t _{CS}	Chip Select Time	0	-	-	ns
t _{CSH}	Chip select hold time to read signal	0	-	-	ns
t _{CSF}	Chip select hold time	0	-	15.0	ns
t _{DSW}	Write Data Setup Time	35	-	-	ns
t _{DHW}	Write Data Hold Time	18	-	-	ns
t _{DHR}	Read Data Hold Time	13	-	-	ns
t _{OH}	Output Disable Time		-	70	ns
t _{ACC}	Access Time (RAM)			200	ns
	Access Time (command)	1.0=0	_	200	ns
PW _{CSL}	Chip Select Low Pulse Width (read RAM) - t _{PWLR}	250	-	-	ns
	Chip Select Low Pulse Width (read Command) - t _{PWLR}	250	-	-	ns
	Chip Select Low Pulse Width (write) - t _{PWLW}	50	-	-	ns
PW _{CSH}	Chip Select High Pulse Width (read) - t _{PWHR}	155	-	-	ns
300000000000000000000000000000000000000	Chip Select High Pulse Width (write) - t _{PWHW}	55	-	-	ns
t _R	Rise Time	-	-	15	ns
t _F	Fall Time	-	-	15	ns





Built-in Font Tables

ROM A (ROM[1:0] = [0:0])

KU	'I A (IVOI:	i[T:0	1 - r.	0:01	10.										
25mg	0000	0001	6010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
COCO					I				M		E					ä
0001							異				H	₿.	¥			
0010						Ø		**								
(X)11											#	II.	Ħ		İ	
0100		8			K					•		M				
0101		8	Ź								멾	I			X	
01.10			器					V			Ħ				ŭ	出
0111				ľ	Ħ		篋	W				#	H		盟	
1000		8	Ç			×	1	×	ä							별
1001		7				Y						×	Ë			
3010			X						8	(Ħ		X	
1011					2	별		Ħ			H		8	H	Ħ	N
1100		÷	2	€		Ö				Ø	Z					
1101		ř			1	X				8	ä			#	2	
1110		Y		Ž			7						M			
1111			Z	E						×	븊		8	:		

ROM B (ROM[1:0] = [0:1])

KU	м в (KOM	ı[T:0	1 – r):T])											
67×4	0000	0001	0010	9011	eico	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
6000					×		1									
COC1.							H								Ħ	
cono				Z								#	Ħ		Ħ	
0011.										Ž					Ħ	
0160			8												뿔	
O101		ä	Z							2			별		별	
01.10		I	器			V		V	븊							
Q1.11.			H	ľ			E	W	Ħ		ä			X		
1000		ä	Ć			×		×			Ħ					
1001			2			Y	İ		¥						멾	
1910		Z	H						2							
1011					8		ā						Ħ		Ħ	
1100						١					Ĭ					
1101							¥				Ĭ			Ĭ		
1110				ž		ř										
1111			Z	ï				H			ä					

ROM C (ROM[1:0] = [1:0])

RO	м С (ROM	ıſ T:O] = [.	L:0])											
57~4 55~0	0000	0001	CO10	9011	eico	0101	0110	0111	1000	1001	1010	1011	11CO	i 101	1110	ilit
000	ľ	H			Ĭ		'n								崖	
COC1.	U															
00.10	W	뿔			≝							1	I	X	뛾	
00,11					H				盟	Ħ			ŭ		Ħ	
0160									뿔		V.					
0101	Ï	Z	2				器		盟		#					
01.10	U		8			V		V	별	ä						
Ø1.11	÷	M	*				E	W			F		Ø			×
1000			(2		X		Ħ	4		盟		ď	
1001)			Y	İ		뿔						Ħ	<u>×</u>
1010			H	#			ij		盟				I		₩	
1011		M		:	8		ā	ŧ							¥	8
1100		H	;												Ħ	8
1101	\blacksquare						I					Z	2		Ħ	
1110	K	Ī		2		ř			뾰				I		B	
1111	×		Z	H	H		Z	•	豐		E		B		Ĭ	

Example Initialization Sequence

```
void init()
{
                                 //reset HIGH - inactive
        RES = 1;
        delayms(1);
                                 //delay
        command(0x2A);
                                 //function set (extended command set)
        command(0x71);
                                 //function selection A
                                 // disable internal VDD regulator (2.8V I/O). data(0x5C) = enable regulator (5V I/O)
        data(0x00);
        command(0x28);
                                 //function set (fundamental command set)
                                 //display off, cursor off, blink off
        command(0x08);
        command(0x2A);
                                 //function set (extended command set)
        command(0x79);
                                 //OLED command set enabled
                                 //set display clock divide ratio/oscillator frequency
        command(0xD5);
                                 //set display clock divide ratio/oscillator frequency
        command(0x70);
        command(0x78);
                                 //OLED command set disabled
        command(0x08);
                                 //extended function set (2-lines)
        command(0x06);
                                 //COM SEG direction
        command(0x72);
                                 //function selection B
        data(0x00);
                                 //ROM CGRAM selection
                                 //function set (extended command set)
        command(0x2A);
        command(0x79);
                                 //OLED command set enabled
        command(0xDA);
                                 //set SEG pins hardware configuration
        command(0x00);
                                 //set SEG pins hardware configuration
        command(0xDC);
                                 //function selection C
        command(0x00);
                                 //function selection C
        command(0x81);
                                 //set contrast control
        command(0x7F);
                                 //set contrast control
                                 //set phase length
        command(0xD9);
        command(0xF1);
                                 //set phase length
        command(0xDB);
                                 //set VCOMH deselect level
        command(0x40);
                                 //set VCOMH deselect level
        command(0x78);
                                 //OLED command set disabled
        command(0x28);
                                 //function set (fundamental command set)
        command(0x01);
                                 //clear display
                                 //set DDRAM address to 0x00
        command(0x80);
        command(0x0C);
                                 //display ON
        delayms(100);
                                 //delay
}
```

Example Arduino Code

Please see: https://github.com/NewhavenDisplay/NHD US2066

Quality Information

Test Item	Content of Test	Test Condition	Note
High Temperature storage	Test the endurance of the display at high storage temperature.	+90°C, 240hrs	2
Low Temperature storage	Test the endurance of the display at low storage temperature.	-40°C , 240hrs	1,2
High Temperature Operation	Test the endurance of the display by applying electric stress (voltage & current) at high temperature.	+85°C, 240hrs	2
Low Temperature Operation	Test the endurance of the display by applying electric stress (voltage & current) at low temperature.	-40°C, 240hrs	1,2
High Temperature / Humidity Operation	Test the endurance of the display by applying electric stress (voltage & current) at high temperature with high humidity.	+60°C, 90% RH, 240hrs	1,2
Thermal Shock resistance	Test the endurance of the display by applying electric stress (voltage & current) during a cycle of low and high temperatures.	-40°C, 30min -> 25°C, 5min -> 85°C, 30min = 1 cycle 100 cycles	
Vibration test	Test the endurance of the display by applying vibration to simulate transportation and use.	10-22Hz, 15mm amplitude. 22-500Hz, 1.5G 30min in each of 3 directions X,Y,Z	3
Static electricity test	Test the endurance of the display by applying electric static discharge.	VS=800V, RS=1.5k Ω , CS=100pF One time	

Note 1: No condensation to be observed.

Note 2: Conducted after 2 hours of storage at 25°C, 0%RH.

Note 3: Test performed on product itself, not inside a container.

Evaluation Criteria:

1: Display is fully functional during operational tests and after all tests, at room temperature.

- 2: No observable defects.
- 3: Luminance >50% of initial value.
- 4: Current consumption within 50% of initial value

Precautions for using OLEDs/LCDs/LCMs

See Precautions at www.newhavendisplay.com/specs/precautions.pdf

Warranty Information and Terms & Conditions

http://www.newhavendisplay.com/index.php?main_page=terms