# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# I<sup>2</sup>C to PARALLEL CONVERTER

# GENERAL DESCRIPTION


JRC

The **NJU3730** is a serial-to-parallel converter IC, which converts  $I^2C$  serial data into 3 bits parallel data.

The **NJU3730** incorporates selectable three kinds of  $I^2C$ -slave-address, which are used to distinguish one of three **NJU3730**s. Thus, maximum three of the NJU3730 can be connected onto the same  $I^2C$ -bus and each NJU3730 operates as a controller for non- $I^2C$  device or extensive ports.

The **NJU3730** is suitable for  $I^2$ C-BUS applications such as TV, AV amplifier, mini Stereo component, speaker system and others.

# PACKAGE OUTLINE






NJU3730D

NJU3730R


# ■ FEATURES

- Converts I<sup>2</sup>C data to parallel data
- 3 bits parallel output port
- Selectable 3 slave addresses
- Operating Voltage 2.4 to 5.5V
- C-MOS Technology
- Package Outline

# ■ PIN CONFIGURATION







DIP8, DMP8, VSP8

# ■ TERMINAL DESCRIPTION

NO.	SYMBOL	I/O	FUNCTION
1	SCL	I	I <sup>2</sup> C-bus Serial Clock Input Terminal
2	SDA	I/O	I <sup>2</sup> C-bus Serial Data Input/Output Terminal
3	SEL	Ι	Slave-address Select Terminal
4	VSS	-	GND: VSS=0V
5	DO0	0	Output Terminal
6	DO1	0	Output Terminal
7	DO2	0	Output Terminal
8	VDD	-	Power Supply: VDD=3V / 5V

### FUNCTIONAL DESCRIPTION

#### (1) Data Transmission

NJU3730 is controlled by I<sup>2</sup>C-bus using the SCL and the SDA terminals. NJU3730 is a receive-only slave, and doesn't correspond to the general call address ("0000 0000").

The data transfer is available, when the following timing is executed. When the data transferred exactly, NJU3730 outputs "L" level signal from the SDA terminal as acknowledge signal just after each 8 bits.




Fig.1 Data Transfer Timing

#### (1-1) Start Condition

A falling edge of the SDA terminal while the SCL terminal is "H" level is defined as the Start condition. After the Start condition, NJU3730 starts reading the data.

(1-2) Slave-address

The first byte defines the slave-address. When NJU3730 acknowledges a coincidence its own address with the address information, it outputs the Acknowledge at 9<sup>th</sup> bit timing.

(1-3) Output Data

The second byte defines the output data. NJU3730 outputs the Acknowledge at 9<sup>th</sup> bit timing.

(1-4) Stop Condition

A rising edge of the SDA terminal while the SCL terminal is "H" level is defined as the Stop condition. After the Stop condition, NJU3730 finishes reading the data.

#### (2) Slave-address

The slave-address is selected by the condition of the SEL terminal.

SEL	Slave-address
Low Level	0100 0000
Open	0100 0010
High Level	0100 0100

#### (3) Output Terminal (DO0-2) Settings

Output level of the DO0 to DO2 terminals is selected by the condition of the LSB 3 bits of the output data.

DO2	DO1	DO0	Output Data	Initial Value
L	L	L	XXXX X000	✓
L	L	Н	XXXX X001	
L	Н	L	XXXX X010	
L	Н	Н	XXXX X011	
Н	L	L	XXXX X100	
Н	L	Н	XXXX X101	
Н	Н	L	XXXX X110	
Н	Н	Н	XXXX X111	

New Japan Radio Co., Ltd.

# ■ ABSOLUTE MAXIMUM RATINGS (Ta=25°C)

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage	V <sub>DD</sub>	-0.3 to +7.0	V
Input Voltage	VI	-0.3 to V <sub>DD</sub> +0.3	V
Power Dissipation	P <sub>D</sub>	500 (DIP) 300 (DMP) 320 (VSP)	mW
Operating Temperature	Topr	-40 to +85	С°
Storage Temperature	Tstg	-40 to +125	С°

Note 1) All voltage values are specified as VSS=0V.

Note 2) If the LSI is used on condition beyond the absolute maximum rating, the LSI may be destroyed. Using LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electrical characteristics conditions will cause malfunction and poor reliability.

Note 3) Decoupling capacitors should be connected between VDD-VSS due to the stabilized operation.

# ELECTRICAL CHARACTERISTICS

# • DC Characteristics

(Ta=25°C, V<sub>DD</sub>=2.4 to 3.6V, V<sub>SS</sub>=0.0V, unless otherwise noted)

$\begin{array}{c c c c c c c c c c c c c c c c c c c $			, , , , , , , , , , , , , , , , , , , ,	, 00	,		
	PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Operating CurrentIDDNo signal, without pull up resistor-150200ILow level Input VoltageVIL0-0.2V_DDHigh level Input VoltageVIH0.8V_DD-V_DD	Operating Voltage	V <sub>DD</sub>		2.4	-	3.6	V
High level Input Voltage V <sub>IH</sub> 0.8V <sub>DD</sub> - V <sub>DD</sub>	Operating Current	I <sub>DD</sub>	55	-	150	200	μA
	Low level Input Voltage	V <sub>IL</sub>		0	-	$0.2V_{DD}$	V
Low level Output Voltage $V_{ab} = 3.0V_{ab} = 1.00$	High level Input Voltage	V <sub>IH</sub>		$0.8V_{DD}$	-	V <sub>DD</sub>	V
	Low level Output Voltage	V <sub>OL</sub>	V <sub>DD</sub> =3.0V , I <sub>OL</sub> =1mA	0	-	0.6	V
High level Output Voltage $V_{OH}$ $V_{DD}$ =3.0V , $I_{OH}$ =-1mA $V_{DD}$ -0.4 - $V_{DD}$	High level Output Voltage	V <sub>OH</sub>	V <sub>DD</sub> =3.0V ,I <sub>OH</sub> =-1mA	V <sub>DD</sub> -0.4	-	V <sub>DD</sub>	V
Input Leakage Current $I_{L1}$ $V_1 = V_{DD}$ or $V_{SS}$ -1 1	Input Leakage Current	l <sub>LI</sub>	V <sub>I</sub> =V <sub>DD</sub> or V <sub>SS</sub>	-1		1	μA

# DC Characteristics

(Ta=25°C, V<sub>DD</sub>=4.5 to 5.5V, V<sub>SS</sub>=0.0V, unless otherwise noted)

			, 00 -	- ,		,
PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Voltage	V <sub>DD</sub>		4.5	-	5.5	V
Operating Current	I <sub>DD</sub>	V <sub>DD</sub> =5.0V No signal, without pull up resistor	-	250	300	μA
Low level Input Voltage	VIL		0	-	$0.2V_{DD}$	V
High level Input Voltage	V <sub>IH</sub>		$0.8V_{DD}$	-	V <sub>DD</sub>	V
Low level Output Voltage	V <sub>OL</sub>	V <sub>DD</sub> =5.0V , I <sub>OL</sub> =1mA	0	-	0.4	V
High level Output Voltage	V <sub>OH</sub>	V <sub>DD</sub> =5.0V , I <sub>OH</sub> =-1mA	V <sub>DD</sub> -0.4	-	V <sub>DD</sub>	V
Input Leakage Current	l <sub>LI</sub>	$V_I = V_{DD}$ or $V_{SS}$	-1		1	μA


# NJU3730

# AC Characteristics

(Ta=25°	C, V <sub>DD</sub> =2.4 to \$	5.5V, V <sub>SS</sub> =0	0.0V, unles	s otherwise	e noted)
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Maximum Clock Frequency	f <sub>SCL</sub>	-	-	100	kHz
Data Change Minimum Waiting Time	t <sub>BUF</sub>	4.7	-	-	μs
Data Transfer Start Minimum Waiting Time	t <sub>HD:STA</sub>	4.0	-	-	μs
Low Level Clock Pulse Width	t <sub>LOW</sub>	4.7	-	-	μs
High Level Clock Pulse Width	t <sub>HIGH</sub>	4.0	-	-	μs
Minimum Start Preparation Waiting Time	t <sub>SU:STA</sub>	4.7	-	-	μs
Minimum Data Hold Time	t <sub>HD:DAT</sub>	5.0	-	-	μs
Minimum Data Preparation Time	t <sub>SU:DAT</sub>	250	-	-	ns
Rise Time	t <sub>R</sub>	-	-	1.0	μs
Fall Time	t <sub>F</sub>	-	-	300	ns
Minimum Stop Preparation Waiting Time	t <sub>su:sto</sub>	4.0	-	-	μs
Note 4) 1 <sup>2</sup> C bug Load Condition: Bull up registence 4kO	(Connected to	+5\/)			

Note 4) I<sup>2</sup>C-bus Load Condition: Pull up resistance  $4k\Omega$  (Connected to +5V),

Load capacitance 200pF (Connected to GND).




# • OUTPUT DELAY TIME

(Ta=25°C, V<sub>SS</sub>=0.0V)

			(	· =• •, · 3	3 0.017
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Output Delay Time 1 (V <sub>DD</sub> =3.0V)	t <sub>DO1</sub>	-	-	200	ns
Output Delay Time 2 (V <sub>DD</sub> =5.0V)	t <sub>DO2</sub>	-	-	100	ns


Note 5) DOx terminal, C<sub>L</sub>=50pF



· Power Supply Startup


(Ta=25°C, V <sub>DD</sub> =2.4 to 5.5V, V <sub>SS</sub> =0.0V, unless otherwise not							
Parameter	SYMBOL	MIN.	TYP.	MAX.	UNIT		
Startup time of power supply	tr <sub>DD</sub>	0.1	-	5	ms		
Time for Power supply off	t <sub>OFF</sub>	1	-	-	ms		

If the above conditions cannot be met, the internal reset circuit will malfunction.



 $t_{\text{OFF}}$  is the period when VDD is below than 0.2V during power temporarily blackout or power cycle on/off.

APPLICATION CIRCUIT



[CAUTION] The specifications on this databook are only given for information, without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.