



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China




3V Operation Switching Driver for Class D Amplifier

■ GENERAL DESCRIPTION

The **NJU8711** is a Switching Driver for class D Amplifier including BEEP and BPZ (Bipolar Zero) output circuits. It converts 1bit digital signal input, such as PWM or PDM signal, to analog signal output with simple external LC low-pass filter.

The **NJU8711** realizes very high power-efficiency by class D operation. Therefore, It is suitable for portable audio set and others.

■ PACKAGE OUTLINE




NJU8711V


■ FEATURES

- 2-channel 1bit Audio Signal Input
- Standby(Hi-Z), BPZ Control
- Internal BPZ Charger
- Beep Function
- Operating Voltage : 2.0V to 3.6V
- CMOS Technology
- Package Outline : SSOP10

■ PIN CONFIGURATION




■ BLOCK DIAGRAM



■ TERMINAL DESCRIPTION

No.	SYMBOL	I/O	Function
3	V_{DD}	-	Power Supply, $V_{DD}=3V$
8	V_{SS}	-	Power GND, $V_{SS}=0V$
2	MCK	I	Master Clock Input Terminal The condition of the data input terminal is fetched with the rising edge of this signal.
1 5	EN_1 EN_2	I	Output Control Terminal Output circuit is selected by the condition of this terminal.
7 9	IN_1 IN_2	I	Audio Signal Input Terminal 1-bit Audio Signal inputs into this terminal.
4	BEEP	I	Beep Signal Input Terminal Beep signal inputs into this terminal.
6 10	OUT_1 OUT_2	O	Output Terminal <ul style="list-style-type: none"> When Output Terminal selects Audio Signal, IN_1 terminal input data outputs from OUT_1 terminal and IN_2 terminal input data outputs from OUT_2 terminal. When Output Terminal selects Beep Signal, BEEP terminal input data outputs from OUT_1 and OUT_2 terminals.

■ INPUT TERMINAL STRUCTURE



■ FUNCTIONAL DESCRIPTION

(1) Signal Output

PWM signals of L channel and R output from OUT₁ and OUT₂ terminals respectively. These signals are converted to analog signal by external 2nd-order or over LC filter. The output driver power supplied from V_{DD} and V_{SS} are required high response power supply against voltage fluctuation like as switching regulator because Output T.H.D is effected by power supply stability.

(2) Master Clock

Master clock (MCK) synchronizes the Audio signal inputs (IN₁ and IN₂). The setup time and the hold time should be kept in the AC characteristics because IN₁ and IN₂ are fetched with the rising edge of MCK. MCK requires jitter-free or jitter as small as possible because the jitter downs S/N ratio.

OUT₁ and OUT₂ occur the pop noise when MCK is stopped in operation without standby mode. Therefore, the standby mode should be set before MCK stop.


(3) Output Control

Output circuit is selected by the conditions of EN₁ and EN₂ terminals.

EN ₂	EN ₁	Output State of OUT ₁ & OUT ₂
0	0	Standby(High impedance)
0	1	Audio Signal Output
1	0	BPZ Output
1	1	Beep Signal Output

(4) Beep Function

The beep signal must be input before the rising edge of EN₂ signal and must be stopped after the falling edge of EN₂ signal.



■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER		SYMBOL	RATING	UNIT
Supply Voltage		V_{DD}	-0.3 to +4.0	V
Input Voltage		V_{in}	-0.3 to $V_{DD}+0.3$	V
Operating Temperature		T_{opr}	-40 to +85	°C
Storage Temperature		T_{stg}	-40 to +125	°C
Power Dissipation	SSOP10	P_D	280	mW

Note 1) All voltage values are specified as $V_{SS}=0V$.

Note 2) If the LSI is used on condition beyond the absolute maximum rating, the LSI may be destroyed. Using LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electrical characteristics conditions will cause malfunction and poor reliability.

Note 3) Decoupling capacitors should be connected between V_{DD} - V_{SS} due to the stabilized operation.

■ ELECTRICAL CHARACTERISTICS


(Ta=25°C, $V_{DD}=3.0V$, $V_{SS}=0.0V$, Load Impedance=16Ω, $f_s=44.1kHz$, unless otherwise noted)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{DD} Supply Voltage	V_{DD}		2.0	3.0	3.6	V
BPZ Driving Voltage	V_{BPZ}		$V_{DD}/2-0.2$	$V_{DD}/2$	$V_{DD}/2+0.2$	V
Output Driver High side Resistance	R_H	$V_{OUT}=V_{DD}-0.1V$	-	1.5	2	Ω
Output Driver Low side Resistance	R_L	$V_{OUT}=0.1V$	-	1.5	2	Ω
Beep High side Current	I_{BH}	$V_{OUT}=V_{DD}-1V$	100	250	600	uA
Beep Low side Current	I_{BL}	$V_{OUT}=1V$	100	250	600	uA
Operating Current At Standby	I_{ST}	Stopping MCK, IN ₁ , IN ₂ , BEEP	-	-	1	uA
Operating Current At no input signal	I_{DD}	No-load operating IN ₁ , IN ₂ =32f _s MCK=256f _s	-	1	2	mA
Input Voltage	V_{IH}		0.7V _{DD}	-	V _{DD}	V
	V_{IL}		0	-	0.3V _{DD}	V
Input Leakage Current	I_{LK}		-	-	±1	uA

Note 4) When V_{DD} Supply Voltage is lower than typical voltage, a pop noise may occur in output change between BPZ and Audio Signal. Therefore, please consider and check the circuit carefully against pop noise.

■ TIMING CHARACTERISTICS

- Audio Signal Input



(Ta=25°C, V_{DD}=3.0V, V_{SS}=0.0V, unless otherwise noted)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
MCK Frequency	f _{MCKI}		8	-	25	MHz
MCK Pulse Width (H)	t _{MCKH}		12	-	-	ns
MCK Pulse Width (L)	t _{MCKL}		12	-	-	ns
IN ₁ , IN ₂ Setup Time	t _{DS}		20	-	-	ns
IN ₁ , IN ₂ Hold Time	t _{DH}		20	-	-	ns

Note 5) t_{MCKI} shows the cycle of the MCK signal.

- Output Control Signal Input




(Ta=25°C, V_{DD}=3.0V, V_{SS}=0.0V, unless otherwise noted)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Rise Time	t _{UP}		-	-	100	ns
Fall Time	t _{DN}		-	-	100	ns


Note 6) All timings are based on 30% and 70% voltage level of V_{DD}.

APPLICATION CIRCUIT

- Stereo OTL application example



- 1 channel BTL application example



Note 7) De-coupling capacitors must be connected between each power supply pin and GND pin.

Note 8) The power supply for V_{DD} requires fast driving response performance such as a switching regulator for THD.

Note 9) The bigger capacitor value of external AC-coupling capacitors realize better low frequency response characteristics. In addition, ESR(Equivalent Series Resistance) should be low.

Note 10)The above circuit shows only application example and does not guarantee the any electrical characteristics. Therefore, please consider and check the circuit carefully to fit your application.

[CAUTION]

The specifications on this databook are only given for information, without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.