

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







# SPDT, 1 $\Omega$ R<sub>ON</sub> Switch

The NLAS5123 is a low  $R_{ON}$  SPDT analog switch. This device is designed for low operating voltage, high current switching of speaker output for cell phone applications. It can switch a balanced stereo output. The NLAS5123 can handle a balanced microphone/speaker/ringtone generator in a monophone mode. The device contains a break-before-make (BBM) feature.

#### **Features**

- Single Supply Operation: 1.65 V to 5.5 V V<sub>CC</sub>
- Function Directly from LiON Battery
- $R_{ON}$  Typical = 1.0  $\Omega$  @  $V_{CC}$  = 4.5 V
- Low Static Power
- These are Pb-Free Devices

#### **Typical Applications**

- Cell Phone Speaker/Microphone Switching
- Ringtone-Chip/Amplifier Switching
- Stereo Balanced (Push-Pull) Switching

#### **Important Information**

- Continuous Current Rating Through each Switch ±300 mA
- 1.2 x 1.0 x 0.4P mm 6-Lead Thin DFN Package



## ON Semiconductor®

http://onsemi.com

#### MARKING DIAGRAMS



#### WDFN6 MN SUFFIX CASE 506AS



W = Specific Device Code

M = Date Code

■ = Pb-Free Device



#### UDFN6 MU SUFFIX CASE 517AA




X = Specific Device Code

M = Date Code

= Pb-Free Device

### **PIN ASSIGNMENTS**



#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet.




Figure 1. Input Equivalent Circuit

#### **PIN DESCRIPTION**

Pin Name	Description
NC, NO, COM	Data Ports
IN	Control Input

#### **TRUTH TABLE**

Control Input	Function
L	NC Connected to COM
Н	NO Connected to COM

H = HIGH Logic Level. L = LOW Logic Level.

#### **MAXIMUM RATINGS**

Symbol	Rating	Value	Unit
V <sub>CC</sub>	Positive DC Supply Voltage	−0.5 to +6.0	V
V <sub>IS</sub>	Analog Input Voltage (V <sub>NO</sub> , V <sub>NC</sub> , or V <sub>COM</sub> )	-0.5 to V <sub>CC</sub> +0.5	V
V <sub>IN</sub>	Digital Select Input Voltage	−0.5 to +6.0	V
I <sub>anl1</sub>	Continuous DC Current from COM to NC/NO	±300	mA
I <sub>anl-pk1</sub>	Peak Current from COM to NC/NO, 10 Duty Cycles (Note 1)	±500	mA
I <sub>clmp</sub>	Continuous DC Current into COM/NC/NO with respect to V <sub>CC</sub> or GND	±100	mA

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Defined as 10% ON, 90% off duty cycle.

### RECOMMENDED OPERATING CONDITIONS

Symbol	Rating	Min	Max	Unit	
V <sub>CC</sub>	Positive DC Supply Voltage	1.65	5.5	V	
V <sub>IS</sub>	Analog Input Voltage (NC, NO, COM)		0	V <sub>CC</sub>	V
V <sub>IN</sub>	Digital Select Input Voltage (IN)		0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature Range		-40	85	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise or Fall Time, SELECT	V <sub>CC</sub> = 3.0 V V <sub>CC</sub> = 5.5 V		20 10	ns/V

#### DC ELECTRICAL CHARACTERISTICS

	Parameter	Test Conditions	V <sub>CC</sub>	T <sub>A</sub> = +25°C			T <sub>A</sub> = -40°		
Symbol			(V)	Min	Тур	Max	Min	Max	Unit
V <sub>IH</sub>	HIGH Level Input Voltage		2.7 4.5				2.0 2.4		V
V <sub>IL</sub>	LOW Level Input Voltage		2.7 4.5					0.6 0.8	V
I <sub>IN</sub>	Input Leakage Current	$0 \le V_{IN} \le 5.5 V$	0-5.5			±0.1		±1	μΑ
I <sub>OFF</sub>	OFF State Leakage Current (Note 7)	$0 \le NO, NC, COM \le V_{CC}$	5.5	-2.0		+2.0		±20	nA
I <sub>ON</sub>	ON State Leakage Current (Note 7)	$0 \le NO, NC, COM \le V_{CC}$	5.5	-4.0		+4.0		±40	nA
R <sub>ON</sub>	Switch On Resistance (Note 2)	I <sub>O</sub> = 100 mA, V <sub>IS</sub> = 0 V to V <sub>CC</sub>	2.7			1.7		2.0	Ω
		I <sub>O</sub> = 100 mA, V <sub>IS</sub> = 0 V to V <sub>CC</sub>	4.5			1.0		1.2	
I <sub>CC</sub>	Quiescent Supply Current All Channels ON or OFF	V <sub>IN</sub> = V <sub>CC</sub> or GND, I <sub>OUT</sub> = 0	5.5			0.5		1.0	μΑ

#### Analog Signal Range

ΔR <sub>ON</sub>	On Resistance Match Between Channels (Notes 2, 3, 4)	I <sub>A</sub> = 100 mA, V <sub>IS</sub> = 1.5 V I <sub>A</sub> = 100 mA, V <sub>IS</sub> = 2.5 V	2.7 4.5	0.15 0.12		0.15	Ω
R <sub>flat</sub>	On Resistance Flatness (Notes 2, 3, 5)	I <sub>A</sub> = 100 mA, V <sub>IS</sub> = 0 V to V <sub>CC</sub>	2.7	0.4			Ω
		$\overrightarrow{V}_{IS} = 0 \text{ V to } \overrightarrow{V}_{CC}$ $I_A = 100 \text{ mA},$ $\overrightarrow{V}_{IS} = 0 \text{ V to } \overrightarrow{V}_{CC}$	4.5	0.3		0.4	

<sup>2.</sup> Measured by the voltage drop between NC/NO and COM pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (NO, NC, COM).

Parameter is characterized but not tested in production.
 ΔR<sub>ON</sub> = R<sub>ON</sub> max – R<sub>ON</sub> min measured at identical V<sub>CC</sub>, temperature and voltage levels.

<sup>5.</sup> Flatness is defined as the difference between the maximum and minimum value of On Resistance over the specified range of conditions.

<sup>6.</sup> Guaranteed by Design.

<sup>7.</sup> This parameter is guaranteed by design but not tested. The bus switch contributes no propagation delay other than the RC delay of the On Resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).

#### **AC ELECTRICAL CHARACTERISTICS**

			V <sub>CC</sub>	T,	<sub>Δ</sub> = +25°	°C T <sub>A</sub> = -40°		-40°C to +85°C		Figure
Symbol	Parameter	Test Conditions	(V)	Min	Тур	Max	Min	Max	Unit	#
t <sub>PHL</sub> t <sub>PLH</sub>	Propagation Delay Bus-to-Bus (Note 9)	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.7 4.5			2.0 0.3			ns	
t <sub>ON</sub>	Output Enable Time Turn On Time (COM to NO or NC)	$\begin{aligned} & \text{V}_{\text{IS}} = 1.5 \text{ V}, \\ & \text{R}_{\text{L}} = 50 \ \Omega, \text{C}_{\text{L}} = 35 \text{ pF} \\ & \text{V}_{\text{IS}} = 3.0 \text{ V}, \\ & \text{R}_{\text{L}} = 50 \ \Omega, \text{C}_{\text{L}} = 35 \text{ pF} \end{aligned}$	2.7 4.5			30 20		35 25	ns	3, 4
t <sub>OFF</sub>	Output Disable Time Turn Off Time (COM to NO, NC)	$\begin{aligned} & \text{V}_{\text{IS}} = \text{1.5V}, \\ & \text{R}_{\text{L}} = \text{50 } \Omega,  \text{C}_{\text{L}} = \text{35 pF} \\ & \text{V}_{\text{IS}} = \text{3.0 V}, \\ & \text{R}_{\text{L}} = \text{50 } \Omega,  \text{C}_{\text{L}} = \text{35 pF} \end{aligned}$	2.7 4.5			20 15		25 20	ns	3, 4
t <sub>BBM</sub>	Break Before Make Time (Note 8)	$\begin{aligned} &V_{IS} = 1.5V, \\ &R_L = 50~\Omega, ~C_L = 35~pF \end{aligned}$	2.7 4.5	0.5			0.5 0.5		ns	2
Q	Charge Injection (Note 8)	$C_L = 1.0 \text{ nF}, V_{GEN} = 0 \text{ V}$ $R_{GEN} = 0 \Omega$	2.7 4.5	0.0	26 48		0.0		pC	6
O <sub>IRR</sub>	Off Isolation (Note 10)	$R_L = 50 \Omega$ f = 1.0 MHz	2.7 - 5.5		-62				dB	5
X <sub>talk</sub>	Crosstalk	$R_L = 50 \Omega$ f = 1.0 MHz	2.7 – 5.5		-70				dB	7
BW	-3 dB Bandwidth	R <sub>L</sub> = 50 Ω	2.7 – 5.5		55				MHz	8
THD	Total Harmonic Distortion (Note 8)	$R_L = 600 \Omega$ 0.5 $V_{P-P}$ f = 20 Hz to 20 kHz	2.7 – 5.5		0.012				%	9


<sup>8.</sup> Guaranteed by Design.

## **CAPACITANCE** (Note 11)

Symbol	Parameter	Test Conditions	Тур	Max	Unit
C <sub>IN</sub>	Select Pin Input Capacitance	V <sub>CC</sub> = 0 V, f = 1 MHz	2.0		pF
C <sub>NC/NO</sub>	NC, NO Port Off Capacitance	V <sub>CC</sub> = 4.5 V, f = 1 MHz	20		pF
C <sub>COM</sub>	COM Port Capacitance when Switch is Enabled	V <sub>CC</sub> = 4.5 V, f = 1 MHz	55		pF

 $<sup>\</sup>overline{11.T_A}$  = +25°C, f = 1 MHz, Capacitance is characterized but not tested in production.

Guaranteed by Design.
 This parameter is guaranteed by design but not tested. The bus switch contributes no propagation delay other than the RC delay of the On Resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).
 Off Isolation = 20 log<sub>10</sub> [V<sub>COM</sub>/V<sub>NO,NC</sub>].







Figure 2. t<sub>BBM</sub> (Time Break-Before-Make)







Figure 3. t<sub>ON</sub>/t<sub>OFF</sub>







Figure 4. t<sub>ON</sub>/t<sub>OFF</sub>



Channel switch control/s test socket is normalized. Off isolation is measured across an off channel. On loss is the bandwidth of an On switch.  $V_{\rm ISO}$ , Bandwidth and  $V_{\rm ONL}$  are independent of the input signal direction.

$$V_{ISO}$$
 = Off Channel Isolation = 20 Log  $\left(\frac{V_{OUT}}{V_{IN}}\right)$  for  $V_{IN}$  at 100 kHz

$$V_{ONL}$$
 = On Channel Loss = 20 Log  $\left(\frac{V_{OUT}}{V_{IN}}\right)$  for  $V_{IN}$  at 100 kHz to 50 MHz

Bandwidth (BW) = the frequency 3 dB below V<sub>ONL</sub>

 $V_{CT}$  = Use  $V_{ISO}$  setup and test to all other switch analog input/outputs terminated with 50  $\Omega$ 

Figure 5. Off Channel Isolation/On Channel Loss (BW)/Crosstalk (On Channel to Off Channel)/V<sub>ONL</sub>




Figure 6. Charge Injection: (Q)




Figure 7. Cross Talk vs. Frequency
@ V<sub>CC</sub> = 4.5 V




Figure 8. Bandwidth vs. Frequency




Figure 9. Total Harmonic Distortion




Figure 10. On–Resistance vs. Input Voltage @ V<sub>CC</sub> = 2.7 V




Figure 11. On–Resistance vs. Input Voltage @ V<sub>CC</sub> = 4.5 V





Figure 12. On-Resistance vs. Input Voltage

#### **DEVICE ORDERING INFORMATION**

		Devi	ce Nomenc				
Device Order Number	Circuit Indicator	Technology	Device Function	Package Suffix	Tape & Reel Suffix	Package Type	Tape & Reel Size <sup>†</sup>
NLAS5123MNR2G	NL	AS	5123	MN	2	WDFN6 (Pb-Free)	3000 / Tape & Reel
NLAS5123MUR2G	NL	AS	5123	MU	2	UDFN6 (Pb-Free)	3000 / Tape & Reel


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# PACKAGE DIMENSIONS



<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **PACKAGE DIMENSIONS**



Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and a registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, ever if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

0.10 C A B

0.05 C NOTE 3

**BOTTOM VIEW** 

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center
Phone: 81–3–5773–3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative