## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## NLAS54404

## Ultra-Low THD Stereo SPDT Switch with Independent Channel Selects

The NLAS54404 is a single supply, bidirectional, dual single-pole/ double-throw (SPDT) ultra-low distortion, high OFF-Isolation analog switch that can pass analog signals that are positive and negative with respect to ground. It is primarily targeted at consumer and professional audio switching applications such as computer sound cards and home theater products. The inputs can accommodate ground referenced signals up to $2.0 \mathrm{~V}_{\mathrm{RMS}}$ while operating from a single 3.3 V DC supply. The digital logic inputs are 1.8 V logic-compatible. It is used in DC-coupled ground-referenced applications.

With -118 dB THD +N performance with a $2.0 \mathrm{~V}_{\mathrm{RMS}}$ signal into $20 \mathrm{k} \Omega$ load, superior signal muting, high PSRR and very flat frequency response, the NLAS54404 meets the exacting requirements of consumer and professional audio engineers.

## Features

- Dual SPDT Switch or 2-to-1 MUX
- Independent Channel Selects
- 2.0 V $\mathrm{VMS}_{\text {Signal Switching from 3.3 V Supply }}$
- -118 dB THD+N into $20 \mathrm{k} \Omega$ Load at $2.0 \mathrm{~V}_{\mathrm{RMS}}$
- -108 dB THD+N into $32 \Omega$ Load at 3.9 mW
- Signal to Noise Ratio: > 119 dBV
- $\pm 0.003 \mathrm{~dB}$ Insertion Loss at $1 \mathrm{kHz}, 20 \mathrm{k} \Omega$ Load
- $\pm 0.01 \mathrm{~dB}$ Gain Variation 20 Hz to 20 kHz
- 113 dB Signal Muting into $32 \Omega$ Load
- 126 dB PSRR 20 Hz to 20 kHz
- Single Supply Operation: 3.3 V
- 12-Ball WLCSP, $1.6 \mathrm{~mm} x 1.2 \mathrm{~mm}$
- This Device is $\mathrm{Pb}-$ Free, Halogen Free/BFR Free and is RoHS Compliant


## Applications

- Computer Sound Cards
- Home Theater Audio Products
- SACD / DVD Audio
- DVD Player Audio Output Switching
- Headsets for MP3 / Cellphone Switching
- Hi-Fi Audio Switching Application

ON Semiconductor ${ }^{\circledR}$
www.onsemi.com


WLCSP12
FC SUFFIX
CASE 567LG

MARKING DIAGRAM

$A=$ Assembly Location
$Y=$ Year
$W W=$ Work Week

## ORDERING INFORMATION

| Device | Package | Shipping ${ }^{\dagger}$ |
| :---: | :---: | :---: |
| NLAS54404FCTAG | WLCSP12 <br> (Pb-Free) | $3000 /$ Tape <br> \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.


Figure 1. Block Diagram

Table 1. FUNCTION TABLE

| Inputs |  |  | Outputs |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MUTE | SEL_L | SEL_R | L1 | L2 | R1 | R2 |
| 0 | 0 | 0 | ON | OFF | ON | OFF |
| 0 | 0 | 1 | ON | OFF | OFF | ON |
| 0 | 1 | 0 | OFF | ON | ON | OFF |
| 0 | 1 | 1 | OFF | ON | OFF | ON |
| 1 | $X$ | $X$ | OFF | OFF | OFF | OFF |

NOTE: MUTE: Logic " 0 " $\leq 0.5 \mathrm{~V}$, Logic " 1 " $\geq 1.4 \mathrm{~V}$ or float.
SEL_L, SEL_R: Logic " 0 " $\leq 0.5 \mathrm{~V}$, Logic " $1 " \geq 1.4 \mathrm{~V}$.
X = Don't Care


Figure 2. WLCSP-12 - Top Through View

Table 2. PIN DESCRIPTIONS

| Pin Name | Ball |  |
| :---: | :---: | :--- |
| VDD | B2 | System power supply pin (+3 V to +3.6 V) |
| GND | C2 | Ground connection |
| CAP_SS | B3 | Turn-on delay capacitor pin |
| MUTE | C3 | Signal mute control pin |
| SEL_R | D1 | Input select control pin for Right |
| SEL_L | A1 | Input select control pin for Left |
| R | C1 | Analog switch common pin for Right |
| L | B1 | Analog switch common pin for Left |
| R1 | D2 | Analog switch normally closed pin for Right |
| L1 | A2 | Analog switch normally closed pin for Left |
| R2 | D3 | Analog switch normally open pin for Right |
| L2 | A3 | Analog switch normally open pin for Right |

## NLAS54404

MAXIMUM RATINGS

| Symbol | Rating | Value | Unit |
| :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | Positive DC Supply Voltage | -0.5 to +4.1 | V |
| $\mathrm{V}_{\text {IS }}$ | Analog Input/Output Voltage ( $\left.\mathrm{L}_{1}, \mathrm{~L}_{2}, \mathrm{R}_{1}, \mathrm{R}_{2}, \mathrm{~L}, \mathrm{R}\right)$ | -3.1 to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{V}_{\text {IN }}$ | Digital Select Input Voltage (SEL, MUTE, AC/DC, DIR_SEL) | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| 1 IO | Switch Continuous Current ( $\left.\mathrm{L}_{1}, \mathrm{~L}_{2}, \mathrm{R}_{1}, \mathrm{R}_{2}, \mathrm{~L}, \mathrm{R}\right)$ | $\pm 300$ | mA |
| IIO_PK | Switch Peak Current ( $\mathrm{L}_{1}, \mathrm{~L}_{2}, \mathrm{R}_{1}, \mathrm{R}_{2}, \mathrm{~L}, \mathrm{R}$ ) (Pulsed 1ms, 10\% Duty Cycle, Max). | $\pm 500$ | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation in Still Air | 800 | mW |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Temperature, 1 mm from Case for 10 seconds | 260 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{J}$ | Junction Bias Under Bias | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\text {JA }}$ | Thermal Resistance | 80 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{T}_{\text {s }}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| MSL | Moisture Sensitivity | Level 1 |  |
| $\mathrm{F}_{\mathrm{R}}$ | Flammability Rating Oxygen Index: 30\% - 35\% | UL94-V0 (0.125 in) |  |
| ESD | ESD ProtectionHuman Body Model <br> Machine Model | $\begin{aligned} & >4000 \\ & >100 \end{aligned}$ | V |
| IL | Latch-up Current, Above $\mathrm{V}_{\text {CC }}$ and below GND at $125^{\circ} \mathrm{C}$ ( Note 1) | $\pm 300$ | mA |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Positive 3V DC Supply Voltage | 3.0 | 3.6 | V |
| $\mathrm{~V}_{\mathrm{S}}$ | Switch Input / Output Voltage $\left(\mathrm{L}_{1}, \mathrm{~L}_{2}, \mathrm{R}_{1}, \mathrm{R}_{2}, \mathrm{~L}, \mathrm{R}\right)$ | -2.9 | $\mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IN}}$ | Digital Select Input Voltage | GND | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature Range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DC ELECTRICAL CHARACTERISTICS (Voltages referenced to GND)
3.3 V Supply: $\mathrm{V}_{\mathrm{DD}}=+3.0 \mathrm{~V}$ to $+3.6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\text {SIGNAL }}=2.0 \mathrm{VRMS}, \mathrm{R}_{\text {LOAD }}=20 \mathrm{k} \Omega, \mathrm{f}=1 \mathrm{kHz}, \mathrm{V}_{\mathrm{SELH}}=\mathrm{V}_{\mathrm{MUTEH}}=1.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{SELL}}=$ $\mathrm{V}_{\text {MUTEL }}=0.5 \mathrm{~V}$, CAP_SS $=0.1 \mu \mathrm{~F}$, (Note 2), Unless otherwise specified.

| Parameter | Test Conditions | Supply (V) | Temp <br> $\left({ }^{\circ} \mathbf{C}\right)$ | Min <br> $($ Notes 3, 4) | Typ | Max <br> (Notes 3, 4) | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

ANALOG SWITCH CHARACTERISTICS

| Analog Signal Range, $V_{\text {ANALOG }}$ |  | 3.3 | Full | - | 2.0 | - | $\mathrm{V}_{\text {RMS }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ON-Resistance, ron | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{I}_{\mathrm{R}} \text { or } \mathrm{I}_{\mathrm{L}}=80 \mathrm{~mA}, \mathrm{~V}_{\mathrm{Lx}} \text { or } \mathrm{V}_{\mathrm{Rx}} \\ & =-2.828 \mathrm{~V} \text { to }+2.828 \mathrm{~V}(\text { See Figure } 6) \end{aligned}$ | 3.3 | 25 | - | 2.1 | - | $\Omega$ |
|  |  |  | Full | - | 2.3 | - |  |
| ron Matching Between Channels, $\Delta$ ron | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{I}_{\mathrm{R}}$ or $\mathrm{I}_{\mathrm{L}}=80 \mathrm{~mA}, \mathrm{~V}_{\mathrm{Lx}}$ or $\mathrm{V}_{\mathrm{Rx}}$ <br> $=$ Voltage at max ron over -2.828 V to <br> +2.828 V (Note 7) | 3.3 | 25 | - | 0.0042 | - | $\Omega$ |
|  |  |  | Full | - | 0.043 | - |  |
| ron Flatness, ${ }^{\mathrm{r}} \mathrm{FLAT}(\mathrm{ON})$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{I}_{\mathrm{R}} \text { or } \mathrm{I}_{\mathrm{L}}=80 \mathrm{~mA}, \mathrm{~V}_{\mathrm{Lx}} \text { or } \mathrm{V}_{\mathrm{Rx}} \\ & =-2.828 \mathrm{~V}, 0 \mathrm{~V},+2.828 \mathrm{~V} \text { (Note } 5) \end{aligned}$ | 3.3 | 25 | - | 0.021 | 0.055 | $\Omega$ |
|  |  |  | Full | - | 0.051 | - |  |
| L, R, Lx, Rx Pulldown Resistance | $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{Lx}}$ or $\mathrm{V}_{\mathrm{Rx}}=-2.83 \mathrm{~V}, 2.83 \mathrm{~V}$, $\mathrm{V}_{\mathrm{L}}$ or $\mathrm{V}_{\mathrm{R}}=-2.82 \mathrm{~V}, 2.83 \mathrm{~V}, \mathrm{~V}_{\mathrm{AC} / \mathrm{DC}}=0 \mathrm{~V}$, <br> $\mathrm{V}_{\text {MUTE }}=3.6 \mathrm{~V}$, measure current, calculate resistance. | 3.6 | 25 | 225 | 300 | 375 | k $\Omega$ |
|  |  |  | Full | - | 345 | - |  |

DYNAMIC CHARACTERISTICS

| THD+N | $\mathrm{V}_{\text {SIGNAL }}=2 \mathrm{~V}_{\text {RMS }}, \mathrm{f}=1 \mathrm{kHz}$, A-weighted filter, $\mathrm{R}_{\text {LOAD }}=20 \mathrm{k} \Omega$ | 3.3 | 25 | - | <-118 | - | dB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{V}_{\text {SIGNAL }}=1.9 \mathrm{~V}_{\text {RMS }}, \mathrm{f}=1 \mathrm{kHz}$, A-weighted filter, $R_{\text {LOAD }}=20 \mathrm{k} \Omega$ |  | 25 | - | <-117 | - |  |
|  | $\mathrm{V}_{\text {SIGNAL }}=1.8 \mathrm{~V}_{\mathrm{RMS}}, \mathrm{f}=1 \mathrm{kHz}$, A-weighted filter, $R_{\text {LOAD }}=20 \mathrm{k} \Omega$ |  | 25 | - | <-116 | - |  |
|  | $\mathrm{V}_{\text {SIGNAL }}=0.707 \mathrm{~V}_{\text {RMS }}, \mathrm{f}=1 \mathrm{kHz}$, <br> A-weighted filter, $\mathrm{R}_{\mathrm{LOAD}}=32 \Omega$ |  | 25 | - | <-108 | - |  |
| SNR | $\mathrm{f}=20 \mathrm{~Hz}$ to 20 kHz , A-weighted filter, inputs grounded, $\mathrm{R}_{\text {LOAD }}=20 \mathrm{k} \Omega$ or $32 \Omega$ | 3.3 | 25 | - | > 119 | - | dBV |
| Insertion Loss, Gon | $\mathrm{f}=1 \mathrm{kHz}, \mathrm{R}_{\text {LOAD }}=20 \mathrm{k} \Omega$ | 3.3 | 25 | - | $\pm 0.003$ | - | dB |
| Gain vs Frequency, $\mathrm{G}_{\mathrm{f}}$ | $\begin{aligned} & \mathrm{f}=20 \mathrm{~Hz} \text { to } 20 \mathrm{kHz}, \mathrm{R}_{\text {LOAD }}=20 \mathrm{k} \Omega \text {, ref- } \\ & \text { erence to } \mathrm{G}_{\mathrm{ON}} \text { at } 1 \mathrm{kHz} \end{aligned}$ | 3.3 | 25 | - | $\pm 0.01$ | - | dB |
| Stereo Channel Imbalance $L_{1}$ and $R_{1}, L_{2}$ and $\mathrm{R}_{2}$ | $\mathrm{f}=20 \mathrm{~Hz}$ to $20 \mathrm{kHz}, \mathrm{R}_{\text {LOAD }}=20 \mathrm{k} \Omega$ | 3.3 | 25 | - | $\pm 0.006$ | - | dB |
| OFF-Isolation (Muting) | $\begin{aligned} & \mathrm{f}=20 \mathrm{~Hz} \text { to } 22 \mathrm{kHz}, \mathrm{~L}=\mathrm{R}=2 \mathrm{~V}_{\mathrm{RMS}}, \\ & \mathrm{R}_{\text {LOAD }}=20 \mathrm{k} \Omega, \mathrm{MUTE}=3.3 \mathrm{~V}, \\ & \text { SEL_L/SEL_R }=\text { " } \mathrm{X} \text { " } \end{aligned}$ | 3.3 | 25 | - | 105 | - | dB |
|  | $\begin{aligned} & \mathrm{f}=20 \mathrm{~Hz} \text { to } 22 \mathrm{kHz}, \mathrm{~V}_{\mathrm{L}} \text { or } \mathrm{V}_{\mathrm{R}}= \\ & 0.7 \mathrm{~V}_{\mathrm{RMS}}, \mathrm{R}_{\text {LOAD }}=32 \Omega \end{aligned}$ |  | 25 | - | 112 | - |  |
| Crosstalk (Channel-to- Channel) | $\mathrm{R}_{\mathrm{L}}=20 \mathrm{k} \Omega, \mathrm{f}=20 \mathrm{~Hz}$ to 20 kHz , $\mathrm{V}_{\text {SIGNAL }}=2 \mathrm{~V}_{\text {RMS }}$, signal source impedance $=20 \Omega$, (Note 8) | 3.3 | 25 | - | 90 | - | dB |
|  | $\mathrm{R}_{\mathrm{L}}=32 \Omega, \mathrm{f}=20 \mathrm{~Hz}$ to 20 kHz , <br> $\mathrm{V}_{\text {SIGNAL }}=0.7 \mathrm{~V}_{\text {RMS }}$, signal source <br> impedance $=20 \Omega$, (Note 8) |  | 25 | - | 112 | - |  |
| PSRR | $\begin{aligned} & \mathrm{f}=1 \mathrm{kHz}, \mathrm{~V}_{\text {SIGNAL }}=100 \mathrm{mV}_{\text {RMS }}, \\ & \text { inputs grounded } \end{aligned}$ | 3.3 | 25 | - | 131 | - | dB |

2. $\mathrm{V}_{\mathrm{IN}}=$ input voltage to perform proper function.
3. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
4. Parameters with MIN and/or MAX limits are $100 \%$ tested at $+25^{\circ} \mathrm{C}$, unless otherwise specified. Temperature limits established by characterization and are not production tested.
5. Flatness is defined as the difference between maximum and minimum value of ON-resistance at the specified analog signal voltage points.
6. Limits established by characterization and are not production tested.
7. roN matching between channels is calculated by subtracting the channel with the highest max ron value from the channel with lowest max ron value.
8. Crosstalk is inversely proportional to source impedance.

DC ELECTRICAL CHARACTERISTICS (Voltages referenced to GND)
3.3 V Supply: $\mathrm{V}_{\mathrm{DD}}=+3.0 \mathrm{~V}$ to $+3.6 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\text {SIGNAL }}=2.0 \mathrm{VRMS}, \mathrm{R}_{\text {LOAD }}=20 \mathrm{k} \Omega, \mathrm{f}=1 \mathrm{kHz}, \mathrm{V}_{\mathrm{SELH}}=\mathrm{V}_{\text {MUTEH }}=1.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{SELL}}=$ $\mathrm{V}_{\text {MUTEL }}=0.5 \mathrm{~V}, \mathrm{CAP}$ _SS $=0.1 \mu \mathrm{~F}$, (Note 2), Unless otherwise specified.

| Parameter | Test Conditions | Supply (V) | Temp <br> $\left({ }^{\circ} \mathbf{C}\right)$ | Min <br> (Notes 3, 4) | Typ | Max <br> $($ Notes 3, 4) | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

DYNAMIC CHARACTERISTICS

| PSRR | $\begin{aligned} & \mathrm{f}=20 \mathrm{kHz}, \mathrm{~V}_{\text {SIGNAL }}=100 \mathrm{mV} \mathrm{~V}_{\text {RMS }}, \\ & \text { inputs grounded } \end{aligned}$ | 3.3 | 25 | - | 131 | - | dB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bandwidth, -3 dB | $\mathrm{R}_{\text {LOAD }}=50 \Omega$ | 3.3 | 25 | - | 250 | - | MHz |
| ON to Mute Time, TtRANS-OM | CAP_SS $=0.1 \mu \mathrm{~F}$ | 3.3 | 25 | - | 245 | - | ns |
| Mute to ON Time, TtRANS-MO | CAP_SS $=0.1 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{L}}=32 \Omega, \mathrm{~V}_{\text {IS }}=1.5 \mathrm{~V}$ | 3.3 | 25 | - | 1810 | - | $\mu \mathrm{S}$ |
| Turn-ON Time, ton | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{Lx}}$ or $\mathrm{V}_{\mathrm{Rx}}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{MUTE}}=$ <br> $0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=32 \Omega$ to $20 \mathrm{k} \Omega$ (See Figure 3) | 3.3 | 25 | - | 20.7 | - | $\mu \mathrm{s}$ |
| Turn-OFF Time, toff | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{Lx}}$ or $\mathrm{V}_{\mathrm{Rx}}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{MUTE}}=$ <br> $0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=32 \Omega$ to $20 \mathrm{k} \Omega$ (See Figure 3) | 3.3 | 25 | - | 100 | - | ns |
| Break-Before-Make Time Delay, $\mathrm{t}_{\mathrm{D}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{Lx}} \text { or } \mathrm{V}_{\mathrm{Rx}}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{MUTE}}=0 \\ & \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=32 \Omega \text { to } 20 \mathrm{k} \Omega \text { (See Figure 4) } \end{aligned}$ | 3.6 | 25 | - | 17.6 | - | $\mu \mathrm{S}$ |
| OFF-Isolation | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{f}=1 \mathrm{MHz}, \mathrm{~V}_{\mathrm{L}} \text { or } \mathrm{V}_{\mathrm{R}}=1 \mathrm{~V}_{\mathrm{RMS}} \\ & \text { (See Figure 5) } \end{aligned}$ | 3.3 | 25 | - | 64 | - | dB |
| Crosstalk (Channel-to-Channel) | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{f}=1 \mathrm{MHz}, \mathrm{~V}_{\mathrm{L}} \text { or } \mathrm{V}_{\mathrm{R}}=1 \mathrm{~V}_{\mathrm{RMS}}$ (See Figure 7) | 3.3 | 25 | - | 75 | - | dB |
| Lx, Rx OFF Capacitance, Coff | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{~V}_{\mathrm{Lx}} \text { or } \mathrm{V}_{\mathrm{Rx}}=\mathrm{V}_{\mathrm{L}} \text { or } \mathrm{V}_{\mathrm{R}}=0 \mathrm{~V}$ (See Figure 8) | 3.3 | 25 | - | 6.8 | - | pF |
| L, R ON Capacitance, $\mathrm{C}_{\mathrm{COM}(\mathrm{ON})}$ | $f=1 \mathrm{MHz}, V_{L x} \text { or } V_{R x}=V_{C O M}=0 V$ (See Figure 8) | 3.3 | 25 | - | 11.5 | - | pF |

POWER SUPPLY CHARACTERISTICS

| Power Supply Range, $V_{D D}$ |  | 3.3 | Full | 3 | - | 3.6 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Positive Supply Current, I+ | $\mathrm{V}_{\mathrm{DD}}=+3.6 \mathrm{~V}, \mathrm{~V}_{\text {MUTE }}=0 \mathrm{~V}$, | 3.6 | 25 | - | 54 | 65 | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\text {SEL }}=0 \mathrm{~V}$ or $\mathrm{V}_{\text {DD }}$ | 3.6 | Full | - | 59 | - |  |
|  | $\mathrm{V}_{\mathrm{DD}}=+3.6 \mathrm{~V}, \mathrm{~V}_{\text {MUTE }}=\mathrm{V}_{\mathrm{DD}}$, | 3.6 | 25 | - | 14 | 18 |  |
|  | $\mathrm{V}_{\text {SEL }}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ | 3.6 | Full | - | 15 | - |  |
|  | $\mathrm{V}_{\mathrm{DD}}=+3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{MUTE}}=0 \mathrm{~V}$, | 3.6 | 25 | - | 55 | 65 |  |
|  | $\mathrm{V}_{\text {SEL }}=1.8 \mathrm{~V}$ | 3.6 | Full | - | 58 | - |  |

DIGITAL INPUT CHARACTERISTICS

| Input Voltage Low, $\mathrm{V}_{\text {SELL }}, \mathrm{V}_{\text {MUTEL }}$ |  | 3.3 | Full | - | - | 0.5 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage High, <br> $\mathrm{V}_{\text {SELH, }} \mathrm{V}_{\text {MUTEH }}$ |  | 3.3 | Full | 1.4 | - | - | V |
| Input Current, ISELH, ISELL | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{MUTE}}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{SEL}}=0 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{DD}} \end{aligned}$ | 3.6 | Full | -0.5 | 0.01 | 0.5 | $\mu \mathrm{A}$ |
| Input Current, $\mathrm{I}_{\text {mUTEL }}$ | $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {SEL }}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\text {MUTE }}=0 \mathrm{~V}$ | 3.6 | Full | -1.3 | -0.7 | 0.3 | $\mu \mathrm{A}$ |
| Input Current, $\mathrm{I}_{\text {MUTEH }}$ | $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {SEL }}=0 \mathrm{~V}, \mathrm{~V}_{\text {MUTE }}=\mathrm{V}_{\mathrm{DD}}$ | 3.6 | Full | -0.5 | 0.01 | 0.5 | $\mu \mathrm{A}$ |

2. $\mathrm{V}_{\mathrm{IN}}=$ input voltage to perform proper function.
3. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
4. Parameters with MIN and/or MAX limits are $100 \%$ tested at $+25^{\circ} \mathrm{C}$, unless otherwise specified. Temperature limits established by characterization and are not production tested.
5. Flatness is defined as the difference between maximum and minimum value of ON-resistance at the specified analog signal voltage points.
6. Limits established by characterization and are not production tested.
7. $r_{O N}$ matching between channels is calculated by subtracting the channel with the highest max $r_{O N}$ value from the channel with lowest max ron value.
8. Crosstalk is inversely proportional to source impedance.

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


Logic input waveform is inverted for switches that have the opposite logic sense.

MEASUREMENT POINTS


Repeat test for all switches. $\mathrm{C}_{\mathrm{L}}$ includes fixture and stray capacitance.

$$
\mathrm{V}_{\text {OUT }}=\mathrm{V}_{(\mathrm{Lx} \text { or } R \mathrm{Rx})} \frac{\mathrm{R}_{\mathrm{L}}}{R_{\mathrm{L}}+\mathrm{r}_{\text {ON }}}
$$

TEST CIRCUIT

Figure 3. Switching Times


Repeat test for all switches. $\mathrm{c}_{\mathrm{L}}$ includes fixture and stray capacitance.
TEST CIRCUIT
Figure 4. Break-Before-Make Time


Signal direction through switch is reversed, worst case values are recorded. Repeat test for all switches.

Figure 5. Off-Isolation Test Circuit


Repeat test for all switches.

Figure 6. ron Test Circuit


Signal direction through switch is reversed, worst case values are recorded. Repeat test for all switches.

Figure 7. Crosstalk Test Circuit


Repeat test for all switches.

Figure 8. Capacitance Test Circuit

## NLAS54404

## Sound Card Application Block Diagrams



Figure 9. Typical Application

## Detailed Description

The NLAS54404 is a single supply, bidirectional, dual single pole/double throw (SPDT) ultra-low distortion, high OFF-Isolation analog switch. It was designed to operate from a 3.3 V single supply. The switches can accommodate $\pm 2.828 \mathrm{~V}_{\text {PEAK }}\left(2 \mathrm{~V}_{\mathrm{RMS}}\right)$ ground-referenced analog signals. The switch ron flatness across this range is extremely small resulting in excellent THD+N performance ( $0.00013 \%$ with $20 \mathrm{k} \Omega$ load and $0.00039 \%$ with $32 \Omega$ load at 707 mV RMS ).

The NLAS54404 was designed primarily for consumer and professional audio switching applications such as computer sound cards and home theater products. The "Sound Card Application Block Diagrams" show two typical sound card applications. In the upper block diagram, the NLAS54404 is being used to route a single stereo source to either the front or back panel line outs of the computer sound card. In the lower block diagram, the NLAS54404 is being used to multiplex two stereo sources to a single line out of the computer sound card.

## SPDT Switch Cell Architecture and Performance Characteristics

The normally open ( $\mathrm{L}_{2}, \mathrm{R}_{2}$ ) and normally closed ( $\mathrm{L}_{1}, \mathrm{R}_{1}$ ) of the SPDT switches have a typical $r_{\text {ON }}$ of $2.1 \Omega$ and an OFF-isolation of $>113 \mathrm{~dB}$. The low on-resistance $(2.1 \Omega$ and $r_{\text {ON }}$ flatness $(0.021 \Omega)$ provide very low insertion loss and minimal distortion to applications that require hi-fidelity signal reproduction.

The SPDT switch cells have internal charge pumps that allow for signals to swing below ground. They were specifically designed to pass audio signals that are ground referenced and have a swing of $\pm 2.828 \mathrm{~V}_{\text {PEAK }}$ while driving either $10 \mathrm{k} / 20 \mathrm{k} \Omega$ (receiver) or $32 \Omega$ (headphone) loads.

Each switch cell incorporates special circuitry to delay the switch transition from the OFF-state (high impedance) to the ON -state $(2.1 \Omega)$. This turn-on delay may help reduce clicks and pops in the speaker by matching turn-on time to transient switching events. The turn-on delay time is determined by the capacitor value of the delayed turn-on capacitor connected at the CAP_SS pin, the speaker load and the DC level of the audio signal. With a $0.1 \mu \mathrm{~F}$ ceramic chip capacitor, a $32 \Omega$ load and 1.5 V DC level, the turn-on delay is approximately $1810 \mu \mathrm{~s}$. The turn-on delay may be disabled by floating the CAP_SS pin.

## Supply Voltage, Signal Amplitude, and Grounding

The power supply connected at VDD pin provides power to the NLAS54404 part. The NLAS54404 is a single supply device that was designed to be operated with a 3.0 V to 3.6 V DC supply connected at the VDD pin. It was specifically designed to accept ground referenced $2 \mathrm{~V}_{\mathrm{RMS}}$ ( $\left.\pm 2.828 \mathrm{~V}_{\text {PEAK }}\right)$ audio signals at its signal pins while driving either $10 \mathrm{k} / 20 \mathrm{k} \Omega$ receiver loads or $32 \Omega$ headphone loads.

When using the part in an application, a $0.1 \mu \mathrm{~F}$ decoupling capacitor should be connected from the VDD pin to ground
to minimize power supply noise and transients. This capacitor should be located as close to the pin as possible.

## Mute Operation

When the MUTE logic pin is driven HIGH, the part will go into the mute state. In the mute state, all switches of the SPDTs are open. See "Logic Control" below for more details.

## Mute to On

When the MUTE pin is driven LOW, the resistance of the switches selected by the SEL_x pin will go from high OFF resistance to their ON resistance of $2.1 \Omega$ after a certain time delay.

The turn-on delay time is determined by the capacitor value of the delayed turn-on capacitor connected at the CAP_SS pin, the speaker load and the DC level of the audio signal. See Figures 26 and 27.
Table 3 indicates how mute to ON delay is affected by the CAP_SS capacitor value and the switch input DC voltage level.

Table 3. SIGNAL TURN-ON DELAY FOR A $32 \Omega$ LOAD

| Capacitor Value | V IS $^{\text {DC Level }}$ | Turn-On Delay |
| :---: | :---: | :---: |
| No Capacitor | 1.5 V | $30.2 \mu \mathrm{~s}$ |
| $0.05 \mu \mathrm{~F}$ | 1.5 V | $564 \mu \mathrm{~s}$ |
| $0.1 \mu \mathrm{~F}$ | 1.5 V | $1810 \mu \mathrm{~s}$ |
| No Capacitor | 60 mV | $27.6 \mu \mathrm{~s}$ |
| $0.05 \mu \mathrm{~F}$ | 60 mV | $40 \mu \mathrm{~s}$ |
| $0.1 \mu \mathrm{~F}$ | 60 mV | $56.4 \mu \mathrm{~s}$ |

## On to Mute

When the MUTE pin is driven HIGH, the switches will turn off quickly ( 245 ns ).

## Logic Control

The NLAS54404 has three logic control pins; MUTE, SEL_L and SEL_R. The MUTE, SEL_L and SEL_R control pins determine the state of the switches.
The NLAS54404 logic is 1.8 V CMOS compatible (Low $\leq 0.5 \mathrm{~V}$ and High $\geq 1.4 \mathrm{~V}$ ) over a supply range of 3.0 V to 3.6 V at the VDD pin. This allows control via 1.8 V or 3 V $\mu$-controller.

## SEL_L, SEL_R, Mute Control Pins

The state of the SPDT switches of the NLAS54404 device is determined by the voltage at the MUTE, SEL_L SEL_R pins. The SEL_L and SEL_R control pins are only active when MUTE is logic " 0 ". The MUTE has an internal pull-up resistor to the internal 3.3 V supply rail and can be driven HIGH or tri-stated (floated) by the $\mu$-processor.
These pins are 1.8 V logic compatible. When powering the part by the VDD pin, the logic voltage can be as high as the VDD voltage which is typically 3.3 V .

Logic Levels:
MUTE $=$ Logic "0" (Low) when $\leq 0.5 \mathrm{~V}$
MUTE $=$ Logic " 1 " (High) when $\geq 1.4 \mathrm{~V}$ or floating
SEL = Logic "0" (Low) when $\leq 0.5 \mathrm{~V}$
SEL = Logic " 1 " (High) when $\geq 1.4 \mathrm{~V}$

## DC Coupled Operation

The Audio CODEC drivers can be directly coupled to the NLAS54404 when the audio signals from the drivers are ground referenced or do not have a significant DC offset voltage, < 50 mV .

## Supply Sequencing and Overvoltage Protection

With any CMOS device, proper power supply sequencing is required to protect the device from excessive input currents which might permanently damage the IC. All I/O pins contain ESD protection diodes or diode stacks from the pin to VDD and to GND (see Figure 10). To prevent forward biasing these diodes, VDD must be applied before any input signals, and the signal voltages must remain between VDD and -3 V and the logic voltage must remain between VDD and ground.

If these conditions cannot be guaranteed, then precautions must be implemented to prohibit the current and voltage at the logic pin and signal pins from exceeding the maximum ratings of the switch. The following two methods can be used to provide additional protection to limit the current in the event that the voltage at a signal pin goes below ground by more than -3 V or above the VDD rail and the logic pin goes below ground or above the VDD rail.

Logic inputs can be protected by adding a $1 \mathrm{k} \Omega$ resistor in series with the logic input (see Figure 10). The resistor limits the input current below the threshold that produces permanent damage, and the sub-microamp input current produces an insignificant voltage drop during normal operation.

This method is not acceptable for the signal path inputs. Adding a series resistor to the switch input defeats the
purpose of using a low ron switch. Connecting Schottky diodes to the signal pins, as shown in Figure 10 will shunt the fault current to the supply or to ground thereby protecting the switch. These Schottky diodes must be sized to handle the expected fault current and to clamp when the voltage reaches the overvoltage limit.


Figure 10. OVERVOLTAGE PROTECTION

## High-Frequency Performance

In $50 \Omega$ systems, the NLAS54404 has a -3 dB bandwidth of 250 MHz (see Figure 28). The frequency response is very consistent over varying analog signal levels.

An OFF-switch acts like a capacitor and passes higher frequencies with less attenuation, resulting in signal feed-through from a switch's input to its output. OFF-Isolation is the resistance to this feed-through, while crosstalk indicates the amount of feed-through from one switch to another. Figure 29 details the high OFF-Isolation and crosstalk rejection provided by this part. At 1 MHz , Off-Isolation is about 64 dB in $50 \Omega$ systems, decreasing approximately 20 dB per decade as frequency increases. Higher load impedances decrease OFF-Isolation and crosstalk rejection due to the voltage divider action of the switch off impedance and the load impedance.


Figure 11. On-Resistance vs. Switch Voltage


Figure 13. Off-Isolation, $0.707 \mathrm{~V}_{\text {RMs }}$ Signal, $32 \Omega$ Load


Figure 15. Channel-to-Channel Crosstalk


Figure 12. Off-Isolation, $2 \mathrm{~V}_{\text {RMS }}$ Signal, $20 \mathrm{k} \Omega$ Load


Figure 14. Channel-to-Channel Crosstalk


Figure 16. Insertion Loss vs. Frequency

## TYPICAL CHARACTERISTICS



Figure 17. Gain vs. Frequency


Figure 19. THD+N vs. Signal Levels vs. Frequency


Figure 21. THD+N vs. Signal Levels vs. Frequency


Figure 18. Stereo Imbalance vs. Frequency


Figure 20. THD+N vs. Signal Levels vs. Frequency


Figure 22. THD+N vs. Signal Levels vs. Frequency

TYPICAL CHARACTERISTICS


Figure 23. THD+N vs. Signal Levels vs. Frequency


Figure 24. THD+N vs. Signal Levels vs. Frequency


Figure 25. PSRR vs. Frequency


Figure 26. Switch Turn-On Dealy Time ( $0.1 \mu \mathrm{~F}$ )


Figure 27. Switch Turn-On Dealy Time ( $0.05 \mu \mathrm{~F}$ )

TYPICAL CHARACTERISTICS


Figure 28. Frequency Response


Figure 29. Crosstalk and Off-Isolation

## NLAS54404

## PACKAGE DIMENSIONS

WLCSP12, 1.60x1.20
CASE 567LG
ISSUE O


## BOTTOM VIEW

> ON Semiconductor and the and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILCC's product patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCCLLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free

USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your loca Sales Representative

