

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







# Analog Multiplexer/ Demultiplexer


# TTL Compatible, Single-Pole, 8-Position Plus Common Off

The NLAST4051 is an improved version of the MC14051 and MC74HC4051 fabricated in sub–micron Silicon Gate CMOS technology for lower  $R_{\rm DS(on)}$  resistance and improved linearity with low current. This device may be operated either with a single supply or dual supply up to  $\pm 3~V$  to pass a 6  $V_{PP}$  signal without coupling capacitors.

When operating in single supply mode, it is only necessary to tie  $V_{EE}$ , pin 7 to ground. For dual supply operation,  $V_{EE}$  is tied to a negative voltage, not to exceed maximum ratings. Translation is provided in the device, the Address and Inhibit are standard TTL level compatible. For CMOS compatibility see NLAS4051. Pin for pin compatible with all industry standard versions of '4051.'

#### **Features**

- Improved R<sub>DS(on)</sub> Specifications
- Pin for Pin Replacement for MAX4051 and MAX4051A
  - One Half the Resistance Operating at 5.0 V
- Single or Dual Supply Operation
  - Single 3.0 5.0 V Operation, or Dual ±3 V Operation
  - With  $V_{CC}$  of 3.0 to 3.3 V, Device Can Interface with 1.8 V Logic, No Translators Needed
  - Address and Inhibit Logic are Over–Voltage Tolerant and May Be Driven Up +6 V Regardless of  $V_{CC}$
- Address and Inhibit Pins Standard TTL Compatible
  - Greatly Improved Noise Margin Over MAX4051 and MAX4051A
  - True TTL Compatibility  $V_{IL} = 0.8 \text{ V}, V_{IH} = 2.0 \text{ V}$
- Improved Linearity Over Standard HC4051 Devices
- Space Saving TSSOP Package
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant



(Top View)



# ON Semiconductor®

www.onsemi.com

#### MARKING DIAGRAM



TSSOP-16 DT SUFFIX CASE 948F



A = Assembly Location

L = Wafer Lot
Y = Year
W = Work Week
Pb-Free Package

(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.

#### **TRUTH TABLE**

Inhibit		Address	ON SWITCHES*	
	С	В	Α	
1	X don't care	X don't care	X don't care	All switches open
0	0	0	0	COM-NO <sub>0</sub>
0	0	0	1	COM-NO <sub>1</sub>
0	0	1	0	COM-NO <sub>2</sub>
0	0	1	1	COM-NO <sub>3</sub>
0	1	0	0	COM-NO <sub>4</sub>
0	1	0	1	COM-NO <sub>5</sub>
0	1	1	0	COM-NO <sub>6</sub>
0	1	1	1	COM-NO <sub>7</sub>

<sup>\*</sup>NO and COM pins are identical and interchangeable. Either may be considered an input or output; signals pass equally well in either direction.




Figure 2. Logic Diagram

#### **MAXIMUM RATINGS**

Symbol		Value	Unit	
V <sub>EE</sub>	Negative DC Supply Voltage	(Referenced to GND)	-7.0 to +0.5	V
V <sub>CC</sub>	Positive DC Supply Voltage (Note 1	) (Referenced to GND) (Referenced to V <sub>EE</sub> )	-0.5 to +7.0 -0.5 to +7.0	V
V <sub>IS</sub>	Analog Input Voltage		$V_{EE}$ –0.5 to $V_{CC}$ +0.5	V
V <sub>IN</sub>	Digital Input Voltage	(Referenced to GND)	-0.5 to 7.0	V
I	DC Current, Into or Out of Any Pin		±50	mA
T <sub>STG</sub>	Storage Temperature Range		-65 to +150	°C
TL	Lead Temperature, 1 mm from Cas	e for 10 Seconds	260	°C
TJ	Junction Temperature under Bias		+ 150	°C
$\theta_{\sf JA}$	Thermal Resistance		164	°C/W
P <sub>D</sub>	Power Dissipation in Still Air		450	mW
MSL	Moisture Sensitivity		Level 1	
F <sub>R</sub>	Flammability Rating	Oxygen Index: 30% – 35%	UL 94 V-0 @ 0.125 in	
V <sub>ESD</sub>	ESD Withstand Voltage	Human Body Model (Note 2) Machine Model (Note 3) Charged Device Model (Note 4)	> 2000 > 200 > 1000	V
ILATCHUP	Latchup Performance	Above V <sub>CC</sub> and Below GND at 125°C (Note 5)	±300	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. The absolute value of  $V_{CC} \pm |V_{EE}| \le 7.0$ .

2. Tested to EIA/JESD22-A114-A.

3. Tested to EIA/JESD22-A115-A.

- Tested to JESD22-C101-A.
- 5. Tested to EIA/JESD78.

#### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter			Max	Unit
V <sub>EE</sub>	Negative DC Supply Voltage	(Referenced to GND)	-5.5	GND	٧
V <sub>CC</sub>	Positive DC Supply Voltage (Referenced to GND) (Referenced to V <sub>EE</sub> )		2.5 2.5	5.5 6.6	V
V <sub>IS</sub>	Analog Input Voltage		V <sub>EE</sub>	V <sub>CC</sub>	V
V <sub>IN</sub>	Digital Input Voltage	(Note 6) (Referenced to GND)	0	5.5	V
T <sub>A</sub>	Operating Temperature Range, All Package Types	<b>-</b> 55	125	°C	
t <sub>r</sub> , t <sub>f</sub>	Input Rise/Fall Time (Channel Select or Enable Inputs)	$V_{CC} = 3.0 \text{ V} \pm 0.3 \text{ V}$ $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	0	100 20	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

# DC CHARACTERISTICS - Digital Section (Voltages Referenced to GND)

			V <sub>CC</sub>	Guara			
Symbol	Parameter	Condition	VCC	−55 to 25°C	≤85°C	≤125°C	Unit
V <sub>IH</sub>	Minimum High-Level Input Voltage, Address or Inhibit Inputs		3.0 4.5 5.5	1.6 2.0 2.0	1.6 2.0 2.0	1.6 2.0 2.0	V
V <sub>IL</sub>	Maximum Low-Level Input Voltage, Address or Inhibit Inputs		3.0 4.5 5.5	0.5 0.8 0.8	0.5 0.8 0.8	0.5 0.8 0.8	V
I <sub>IN</sub>	Maximum Input Leakage Current, Address or Inhibit Inputs	V <sub>IN</sub> = 6.0 or GND	0 V to 6.0 V	±0.1	± 1.0	±1.0	μА
Icc	Maximum Quiescent Supply Current (per Package)	Address or Inhibit and $V_{IS} = V_{CC}$ or GND	6.0	4.0	40	80	μΑ

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

# DC ELECTRICAL CHARACTERISTICS - Analog Section

			v <sub>cc</sub>	V <sub>EE</sub>	Guara			
Symbol	Parameter	Test Conditions	VCC	V V	-55 to 25°C	≤85°C	≤125°C	Unit
R <sub>ON</sub>	Maximum "ON" Resistance	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $V_{IS} = (V_{EE} \text{ to } V_{CC})$ $ I_S  = 10 \text{ mA}$ (Figures 4 thru 9)	3.0 4.5 3.0	0 0 -3.0	86 37 26	108 46 33	120 55 37	Ω
ΔR <sub>ON</sub>	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Pack- age	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	3.0 4.5 3.0	0 0 -3.0	15 13 10	20 18 15	20 18 15	Ω
Rflat <sub>(ON)</sub>	ON Resistance Flatness	V <sub>COM</sub> = 1, 2, 3.5 V V <sub>COM</sub> = 2, 0, 2 V	4.5 3.0	3.0	4 2	4 2	5 3	Ω
I <sub>NC(OFF)</sub> I <sub>NO(OFF)</sub>	Maximum Off–Channel Leakage Current	Switch Off $V_{IN} = V_{IL}$ or $V_{IH}$ $V_{IO} = V_{CC} - 1.0$ V or $V_{EE} + 1.0$ V (Figure 17)	6.0 3.0	0 -3.0	0.1 0.1	5.0 5.0	100 100	nA
I <sub>COM(ON)</sub>	Maximum On-Channel Leakage Current, Channel-to-Channel	Switch On $V_{IO} = V_{CC} - 1.0 \text{ V or } V_{EE} + 1.0 \text{ V}$ (Figure 17)	6.0 3.0	0 -3.0	0.1 0.1	5.0 5.0	100 100	nA

<sup>6.</sup> Unused digital inputs may not be left open. All digital inputs must be tied to a high-logic voltage level or a low-logic input voltage level.

# **AC CHARACTERISTICS** (Input $t_r = t_f = 3 \text{ ns}$ )

						Guara	inteed Lin	nit	
			Vcc	V <sub>EE</sub>	-55 to	o 25°C			
Symbol	Parameter	Test Conditions	٧	V	Min	Тур*	≤85°C	≤125°C	Unit
t <sub>BBM</sub>	Minimum Break-Before-Make Time	$\begin{array}{c} V_{IN} = V_{IL} \text{ or } V_{IH} \\ V_{IS} = V_{CC} \\ R_L = 300 \ \Omega, \ C_L = 35 \ pF \\ (Figure 19) \end{array}$	3.0 4.5 3.0	0.0 0.0 -3.0	1.0 1.0 1.0	6.5 5.0 3.5		- - -	ns

<sup>\*</sup>Typical Characteristics are at 25°C.

# $\textbf{AC CHARACTERISTICS} \; (C_L = 35 \; \text{pF, Input} \; t_r = t_f = 3 \; \text{ns})$


						Gua	ranteed	Limit			
		v <sub>cc</sub>	V <sub>EE</sub>	_	55 to 25	o°C	≤8	35°C	≤1	25°C	
Symbol	Parameter	VCC	V V	Min	Тур	Max	Min	Max	Min	Max	Unit
t <sub>TRANS</sub>	Transition Time (Address Selection Time) (Figure 18)	2.5 3.0 4.5 3.0	0 0 0 -3.0			40 28 23 23		45 30 25 25		50 35 30 28	ns
t <sub>ON</sub>	Turn-on Time (Figures 14, 15, 20, and 21) Enable to N <sub>O</sub> or N <sub>C</sub>	2.5 3.0 4.5 3.0	0 0 0 -3.0			40 28 23 23		45 30 25 25		50 35 30 28	ns
t <sub>OFF</sub>	Turn-off Time (Figures 14, 15, 20, and 21) Enable to N <sub>O</sub> or N <sub>C</sub>	2.5 3.0 4.5 3.0	0 0 0 -3.0			40 28 23 23		45 30 25 25		50 35 30 28	ns

		Typical @ 25°C, V <sub>CC</sub> = 5.0 V	
C <sub>IN</sub>	Maximum Input Capacitance, Select Inputs	8	pF
C <sub>NO</sub> or C <sub>NC</sub>	Analog I/O	10	
C <sub>COM</sub>	Common I/O	10	
C <sub>(ON)</sub>	Feedthrough	1.0	

# ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)

			v <sub>cc</sub>	V <sub>EE</sub>	Тур	
Symbol	Parameter	Condition	VCC	VEE	25°C	Unit
BW	Maximum On-Channel Bandwidth or Minimum Frequency Response	$V_{IS} = \frac{1}{2} (V_{CC} - V_{EE})$ Source Amplitude = 0 dBm (Figures 10 and 22)	3.0 4.5 6.0 3.0	0.0 0.0 0.0 -3.0	80 90 95 95	MHz
V <sub>ISO</sub>	Off-Channel Feedthrough Isolation	f = 100 kHz; V <sub>IS</sub> = ½ (V <sub>CC</sub> - V <sub>EE</sub> ) Source = 0 dBm (Figures 12 and 22)	3.0 4.5 6.0 3.0	0.0 0.0 0.0 -3.0	-93 -93 -93 -93	dB
V <sub>ONL</sub>	Maximum Feedthrough On Loss	$V_{IS} = \frac{1}{2} (V_{CC} - V_{EE})$ Source = 0 dBm (Figures 10 and 22)	3.0 4.5 6.0 3.0	0.0 0.0 0.0 -3.0	-2 -2 -2 -2	dB
Q	Charge Injection	$\begin{array}{l} V_{IN} = V_{CC} \text{ to } V_{EE,}  f_{IS} = 1 \text{ kHz, } t_r = t_f = 3 \text{ ns} \\ R_{IS} = 0  \Omega,  C_L = 1000 \text{ pF, } Q = C_L * \Delta V_{OUT} \\ \text{(Figures 16 and 23)} \end{array}$	5.0 3.0	0.0 -3.0	9.0 12	pC
THD	Total Harmonic Distortion THD + Noise	$f_{IS}$ = 1 MHz, $R_L$ = 10 K $\Omega$ , $C_L$ = 50 pF, $V_{IS}$ = 5.0 $V_{PP}$ sine wave $V_{IS}$ = 6.0 $V_{PP}$ sine wave (Figure 13)	6.0 3.0	0.0 -3.0	0.10 0.05	%


#### TYPICAL CHARACTERISTICS



100 80 2.0 V 60 Ron (Q) 40 3.0 V 4.5 V 5.5 V  $\pm\,3.3~V$ 20 0 -4.0 -2.0 2.0 4.0 6.0 V<sub>IS</sub> (VDC)

Figure 3. I<sub>CC</sub> versus Temp, V<sub>CC</sub> = 3 V and 5 V

Figure 4. R<sub>ON</sub> versus V<sub>CC</sub>, Temp = 25°C







Figure 5. Typical On Resistance  $V_{CC}$  = 2.0 V,  $V_{EE}$  = 0 V

Figure 6. Typical On Resistance  $V_{CC}$  = 3.0 V,  $V_{EE}$  = 0 V






Figure 7. Typical On Resistance  $V_{CC}$  = 4.5 V,  $V_{EE}$  = 0 V

Figure 8. Typical On Resistance  $V_{CC}$  = 5.5 V,  $V_{EE}$  = 0 V

# **TYPICAL CHARACTERISTICS**




Figure 9. Typical On Resistance  $V_{CC} = 3.3 \text{ V}, V_{EE} = -3.3 \text{ V}$ 




Figure 10. Bandwidth





Figure 12. Off Isolation

**Figure 13. Total Harmonic Distortion** 


# **TYPICAL CHARACTERISTICS**



30  $V_{CC} = 4.5 \text{ V}$ 25 20 TIME (ns) 15 10  $t_{ON}$ 5  $t_{\mathsf{OFF}}$ 0 **-**55 -40 25 85 125 Temperature (°C)

Figure 14.  $t_{ON}$  and  $t_{OFF}$  versus  $V_{CC}$ 

Figure 15.  $t_{ON}$  and  $t_{OFF}$  versus Temp






Figure 16. Charge Injection versus COM Voltage

Figure 17. Switch Leakage versus Temperature




Figure 18. Channel Selection Propagation Delay




Figure 19. t<sub>BBM</sub> (Time Break-Before-Make)




Figure 20.  $t_{ON}/t_{OFF}$ 





Figure 21. t<sub>ON</sub>/t<sub>OFF</sub>




Channel switch Address and Inhibit/s test socket is normalized. Off isolation is measured across an off channel. On loss is the bandwidth of an On switch.  $V_{ISO}$ , Bandwidth and  $V_{ONL}$  are independent of the input signal direction.

$$V_{ISO} = \text{Off Channel Isolation} = 20 \text{ Log } \left( \frac{V_{OUT}}{V_{IN}} \right) \text{ for } V_{IN} \text{ at } 100 \text{ kHz}$$

$$V_{ONL}$$
 = On Channel Loss = 20 Log  $\left(\frac{V_{OUT}}{V_{IN}}\right)$  for  $V_{IN}$  at 100 kHz to 50 MHz

Bandwidth (BW) = the frequency 3 dB below V<sub>ONL</sub>

Figure 22. Off Channel Isolation/On Channel Loss (BW)/Crosstalk (On Channel to Off Channel)/V<sub>ONL</sub>








Figure 23. Charge Injection: (Q)

# **TYPICAL OPERATION**








Figure 25. Dual Supply  $V_{CC}$  = 3.0 V,  $V_{EE}$  = -3.0 V

#### **ORDERING INFORMATION**


Device	Package	Shipping <sup>†</sup>
NLAST4051DTR2G	TSSOP-16 (Pb-Free)	2500 / Tape & Reel
NLVAST4051DTR2G*	TSSOP-16 (Pb-Free)	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>\*</sup>NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

#### **PACKAGE DIMENSIONS**

#### TSSOP-16 DT SUFFIX CASE 948F ISSUE B



ON Semiconductor and the are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative