imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Low Voltage Single Supply Dual DPDT Analog Switch

The NLAST9431 is an advanced CMOS dual-independent DPDT (double pole-double throw) analog switch, fabricated with silicon gate CMOS technology. It achieves high-speed propagation delays and low ON resistances while maintaining CMOS low-power dissipation. This DPDT controls analog and digital voltages that may vary across the full power-supply range (from V_{CC} to GND).


The device has been designed so the ON resistance (R_{ON}) is much lower and more linear over input voltage than R_{ON} of typical CMOS analog switches.

The channel-select input structure provides protection when voltages between 0 V and 5.5 V are applied, regardless of the supply voltage. This input structure helps prevent device destruction caused by supply voltage – input/output voltage mismatch, battery backup, hot insertion, etc.

The NLAST9431 can also be used as a quad 2-to-1 multiplexerdemultiplexer analog switch with two Select pins that each controls two multiplexer-demultiplexers.

- Select Pins Compatible with TTL Levels
- Channel Select Input Overvoltage Tolerant to 5.5 V
- Fast Switching and Propagation Speeds
- Break–Before–Make Circuitry
- Low Power Dissipation: $I_{CC} = 2 \mu A$ (Max) at $T_A = 25^{\circ}C$
- Diode Protection Provided on Channel Select Input
- Improved Linearity and Lower ON Resistance over Input Voltage
- Latch-up Performance Exceeds 300 mA
- Chip Complexity: 158 FETs
- Pb-Free Packages are Available






ORDERING INFORMATION


See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.

QFN-16 PACKAGE




FUNCTION TABLE

Select AB or CD	ON Channel
LT	NC to COM NO to COM







TSSOP-16 PACKAGE

Figure 1. Logic Diagram

MAXIMUM RATINGS

Symbol	Param	eter	Value	Unit
V _{CC}	Positive DC Supply Voltage		-0.5 to +7.0	V
V _{IS}	Analog Input Voltage (V_{NO} or V_{COM})		$-0.5 \le V_{IS} \le V_{CC} \ +0.5$	V
V _{IN}	Digital Select Input Voltage		$-0.5 \leq V_{l} \leq +7.0$	V
I _{IK}	DC Current, Into or Out of Any Pin		±50	mA
PD	Power Dissipation in Still Air	QFN-16	800	mW
		TSSOP-16	450	
T _{STG}	Storage Temperature Range		-65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 Se	conds	260	°C
TJ	Junction Temperature Under Bias		+150	°C
MSL	Moisture Sensitivity		Level 1	
F _R	Flammability Rating	Oxygen Index: 30% – 35%	UL-94-VO (0.125 in)	
I _{LATCH-UP}	Latch–Up Performance Abo	ove V_{CC} and Below GND at 125°C (Note 1)	±300	mA
θ_{JA}	Thermal Resistance	QFN-16	80	°C/W
		TSSOP-16	164	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
V _{CC}	DC Supply Voltage		2.0	5.5	V
V _{IN}	Digital Select Input Voltage		GND	5.5	V
V _{IS}	Analog Input Voltage (NC, NO, COM)		GND	V _{CC}	V
T _A	Operating Temperature Range		- 55	+ 125	°C
t _r , t _f	Input Rise or Fall Time, SELECT $V_{CC} = 3. \\ V_{CC} = 5. \\ \label{eq:VCC}$	3 V ± 0.3 V 0 V ± 0.5 V	0 0	100 20	ns/V

DEVICE JUNCTION TEMPERATURE VERSUS TIME TO 0.1% BOND FAILURES

Junction Temperature °C	Time, Hours	Time, Years
80	1,032,200	117.8
90	419,300	47.9
100	178,700	20.4
110	79,600	9.4
120	37,000	4.2
130	17,800	2.0
140	8,900	1.0




Figure 3. Failure Rate vs. Time Junction Temperature

				Guaranteed Limit			
Symbol	Parameter	Condition	V _{CC}	- 55°C to 25°C	<85°C	<125°C	Unit
V _{IH}	Minimum High-Level Input Voltage, Select Inputs		3.0 4.5	1.4 2.0	1.4 2.0	1.4 2.0	V
V _{IL}	Maximum Low-Level Input Voltage, Select Inputs		5.5 3.0 4.5 5.5	2.0 0.5 0.8 0.8	2.0 0.5 0.8 0.8	2.0 0.5 0.8 0.8	V
I _{IN}	Maximum Input Leakage Current	V _{IN} = 5.5 V or GND	5.5	±0.2	±2.0	±2.0	μΑ
I _{OFF}	Power Off Leakage Current, Select Inputs	V _{IN} = 5.5 V or GND	0	±10	±10	±10	μA
I _{CC}	Maximum Quiescent Supply Current	Select and $V_{IS} = V_{CC}$ or GND	5.5	4.0	4.0	8.0	μA

DC CHARACTERISTICS - Digital Section (Voltages Referenced to GND)

DC ELECTRICAL CHARACTERISTICS – Analog Section

				Guarai	Guaranteed Limit		
Symbol	Parameter	Condition	Vcc	- 55°C to 25°C	<85°C	<125°C	Unit
R _{ON}	Maximum "ON" Resistance (Figures 17 – 23)		2.5 3.0 4.5 5.5	85 45 30 25	95 50 35 30	105 55 40 35	Ω
R _{FLAT} (ON)	ON Resistance Flatness (Figures 17 – 23)	$\begin{split} V_{IN} &= V_{IL} \text{ or } V_{IH} \\ I_{IN} I &\leq 10.0 \text{ mA} \\ V_{IS} &= 1 \text{ V}, 2 \text{ V}, 3.5 \text{ V} \end{split}$	4.5	4	4	5	Ω
I _{NC(OFF)} I _{NO(OFF)}	NO or NC Off Leakage Current (Figure 9)	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $V_{NO} \text{ or } V_{NC} = 1.0 V_{COM} 4.5 V$	5.5	1	10	100	nA
I _{COM(ON)}	COM ON Leakage Current (Figure 9)	$\begin{split} V_{IN} &= V_{IL} \text{ or } V_{IH} \\ V_{NO} \ 1.0 \ V \text{ or } 4.5 \ V \text{ with } V_{NC} \text{ floating or } \\ V_{NO} \ 1.0 \ V \text{ or } 4.5 \ V \text{ with } V_{NO} \text{ floating } \\ V_{COM} &= 1.0 \ V \text{ or } 4.5 \ V \end{split}$	5.5	1	10	100	nA

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3.0$ ns)


						Guaranteed Maximum Limit						
			v_{cc}	VIS	- 5	5°C to 2	5°C	<85°C		<125°C		
Symbol	Parameter	Test Conditions	(V)	(V)	Min	Тур*	Max	Min	Max	Min	Max	Unit
t _{ON}	Turn–On Time	$R_L = 300 \Omega, C_L = 35 pF$	2.5	2.0	5	23	35	5	38	5	41	ns
	(Figures 12 and 13)	(Figures 5 and 6)	3.0	2.0	5	16	24	5	27	5	30	
			4.5	3.0	2	11	16	2	19	2	22	
			5.5	3.0	2	9	14	2	17	2	20	
t _{OFF}	Turn-Off Time	R_L = 300 Ω, C_L = 35 pF	2.5	2.0	1	7	12	1	15	1	18	ns
	(Figures 12 and 13)	(Figures 5 and 6)	3.0	2.0	1	5	10	1	13	1	16	
			4.5	3.0	1	4	6	1	9	1	12	
			5.5	3.0	1	3	5	1	8	1	11	
t _{BBM}	Minimum Break-Before-Make	V _{IS} = 3.0 V (Figure 4)	2.5	2.0	1	12		1		1		ns
	Time	R_L = 300 Ω , C_L = 35 pF	3.0	2.0	1	11		1		1		
			4.5	3.0	1	6		1		1		
			5.5	3.0	1	5		1		1		


*Typical Characteristics are at 25°C.

		Typical @ 25, VCC = 5.0 V	
C _{IN}	Maximum Input Capacitance, Select Input	8	pF
C _{NO} or C _{NC}	Analog I/O (Switch Off)	10	
C _{COM}	Common I/O (Switch Off)	10	
C _(ON)	Feedthrough (Switch On)	20	


ADDITIONAL APPLICATION CHARACTERISTICS (Voltages Referenced to GND Unless Noted)


			Vcc	Typical	
Symbol	Parameter	Condition	v	25°C	Unit
BW	Maximum On-Channel -3 dB Bandwidth or	V _{IN} = 0 dBm	3.0	145	MHz
	Minimum Frequency Response	V_{IN} centered between V_{CC} and GND	4.5	170	
	(Figure 11)	(Figure 7)	5.5	175	
V _{ONL}	Maximum Feedthrough On Loss	V _{IN} = 0 dBm @ 100 kHz to 50 MHz	3.0	-3	dB
		V_{IN} centered between V_{CC} and GND	4.5	-3	
		(Figure 7)	5.5	-3	
V _{ISO}	Off-Channel Isolation	f = 100 kHz; V _{IS} = 1 V RMS	3.0	-93	dB
	(Figure 10)	V_{IN} centered between V_{CC} and GND	4.5	-93	
		(Figure 7)	5.5	-93	
Q	Charge Injection Select Input to Common I/O	$V_{IN} = V_{CC}$ to GND, $F_{IS} = 20 \text{ kHz}$	3.0	1.5	рС
	(Figure 15)	$t_r = t_f = 3 \text{ ns}$	5.5	3.0	
		$R_{IS} = 0 \Omega, C_{L} = 1000 \text{ pF}$			
		$Q = C_L * \Delta V_{OUT}$ (Figure 8)			
THD	Total Harmonic Distortion	F_{IS} = 20 Hz to 100 kHz, R_L = Rgen = 600 Ω ,			%
	THD + Noise	$C_{L} = 50 \text{ pF}$			
	(Figure 14)	V _{IS} = 5.0 V _{PP} sine wave	5.5	0.1	
VCT	Channel to Channel Crosstalk	f = 100 kHz; V _{IS} = 1 V RMS			dB
		V_{IN} centered between V_{CC} and GND	5.5	-90	
		(Figure 7)	3.0	-90	

























Channel switch control/s test socket is normalized. Off isolation is measured across an off channel. On loss is the bandwidth of an On switch. V_{ISO} , Bandwidth and V_{ONL} are independent of the input signal direction.

$$\begin{split} V_{ISO} &= \text{Off Channel Isolation} = 20 \text{ Log } \left(\frac{V_{OUT}}{V_{IN}}\right) & \text{for } V_{IN} \text{ at } 100 \text{ kHz} \\ V_{ONL} &= \text{On Channel Loss} = 20 \text{ Log } \left(\frac{V_{OUT}}{V_{IN}}\right) & \text{for } V_{IN} \text{ at } 100 \text{ kHz} \text{ to } 50 \text{ MHz} \end{split}$$

Bandwidth (BW) = the frequency 3 dB below V_{ONL}

 V_{CT} = Use V_{ISO} setup and test to all other switch analog input/outputs terminated with 50 Ω











Figure 9. Switch Leakage vs. Temperature

0

1.0








+15

+10









Figure 12. t_{ON} and t_{OFF} vs. V_{CC} at 25°C






















Figure 18. R_{ON} vs Temp, V_{CC} = 2.0 V






Figure 20. R_{ON} vs. Temp, V_{CC} = 3.0 V

Figure 19. R_{ON} vs. Temp, V_{CC} = 2.5 V

3.0








Figure 22. R_{ON} vs. Temp, V_{CC} = 5.0 V

Figure 23. R_{ON} vs. Temp, V_{CC} = 5.5 V


DEVICE ORDERING INFORMATION

		De	vice Nomer	clature			
Device Order Number	Circuit Indicator	Technology	Device Function	Package Suffix	Tape and Reel Suffix	Package Type	Shipping [†]
NLAST9431MTR2G	NL	AST	9431	MT	R2G	WQFN-16 (Pb-Free)	3000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*This package is inherently Pb-Free.

PACKAGE DIMENSIONS



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and IIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters, including "Typicals" must be validated for each customer applications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use all eque that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe. Middle East and Africa Technical Support:

Ist and Africa Technical Support: Ord

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your loca Sales Representative