imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Analog Multiplexers/Demultiplexers

The NLHV4051, NLHV4052, and NLHV4053 analog multiplexers are digitally–controlled analog switches. The NLHV4051 effectively implements an SP8T solid state switch, the NLHV4052 a DP4T, and the NLHV4053 a Triple SPDT. All three devices feature low ON impedance and very low OFF leakage current. Control of analog signals up to the complete supply voltage range can be achieved.

Features

- Triple Diode Protection on Control Inputs
- Switch Function is Break Before Make
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Analog Voltage Range (V_{DD} − V_{EE}) = 3.0 to 18 V Note: V_{EE} must be ≤ V_{SS}
- Linearized Transfer Characteristics
- Low-noise $12 \text{ nV}/\sqrt{\text{Cycle}}$, $f \ge 1.0 \text{ kHz}$ Typical
- Pin-for-Pin Replacement for CD4051, CD4052, and CD4053
- For 4PDT Switch, See MC14551B
- For Lower R_{ON}, Use the HC4051, HC4052, or HC4053 High–Speed CMOS Devices
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS (Voltages Referenced to V_{SS})

$\label{eq:VDD} \begin{array}{ c c c } \hline DC \ Supply \ Voltage \ Range \\ (Referenced \ to \ V_{EE}, \ V_{SS} \ge V_{EE}) \end{array} \qquad \begin{array}{ c c } -0.5 \ to \ +18.0 & V \\ \hline V_{in}, & Input \ or \ Output \ Voltage \ Range \\ (DC \ or \ Transient) \ (Referenced \ to \ V_{SS} \ for \\ Control \ Inputs \ and \ V_{EE} \ for \ Switch \ I/O) \end{array} \qquad \begin{array}{ c } -0.5 \ to \ V_{DD} \ + \ 0.5 & V \\ \hline V_{DD} \ + \ 0$									
$\begin{tabular}{ c c c c c } \hline V_{BD} & (Referenced to V_{EE}, V_{SS} \ge V_{EE}) \\ \hline V_{in}, & Input or Output Voltage Range \\ (DC or Transient) (Referenced to V_{SS} for Control Inputs and V_{EE} for Switch I/O) \\ \hline I_{in} & Input Current (DC or Transient) & +10 & m/c \\ \hline V_{AB} & V_{AB} $	Symbol	Parameter	Value	Unit					
Vout (DC or Transient) (Referenced to V _{SS} for Control Inputs and V _{EE} for Switch I/O) Input Current (DC or Transient) +10	V _{DD}		-0.5 to +18.0	V					
		(DC or Transient) (Referenced to V _{SS} for	–0.5 to V _{DD} + 0.5	V					
	l _{in}		+10	mA					
I _{SW} Switch Through Current ±25 m/	I _{SW}	Switch Through Current	±25	mA					
P _D Power Dissipation per Package (Note 1) 500 mV	PD	Power Dissipation per Package (Note 1)	500	mW					
T _A Ambient Temperature Range -55 to +125 °C	T _A	Ambient Temperature Range	–55 to +125	°C					
T _{stg} Storage Temperature Range -65 to +150 °C	T _{stg}	Storage Temperature Range	–65 to +150	°C					
T _L Lead Temperature (8–Second Soldering) 260 °C	ΤL	Lead Temperature (8–Second Soldering)	260	°C					

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Temperature Derating: "D/DW" Packages: –7.0 mW/°C From 65°C To 125°C This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range V_{SS} \leq (V_{in} or V_{out}) \leq V_{DD}.


Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} , V_{EE} or V_{DD}). Unused outputs must be left open.



ON Semiconductor®


www.onsemi.com





ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.



Note: Control Inputs referenced to V_{SS}, Analog Inputs and Outputs reference to V_{EE}. V_{EE} must be \leq V_{SS}.

PIN ASSIGNMENT

-	NLHV40)51		_	NLHV40	52			NLHV40)53	
X4 [1•	16	ן V _{DD} א	Y0 [1•	16] V _{DD}	Y1 [1•	16] V _{DD}
X6 [2	15	ן X2 ז	Y2 [2	15] X2	Y0 [2	15	ŊΥ
ХC	3	14] X1	ΥC	3	14] X1	Z1 [3	14	JX
X7 [4	13	ן X0	Y3 [4	13] X	z C	4	13] X1
X5 [5	12	ן X3	Y1 [5	12] X0	Z0 [5	12] X0
INH [6	11] A IN	ин С	6	11] X3	імн [6	11	A
V _{EE} [7	10] B V _E	ее С	7	10] A		7	10] B
v _{ss} [8	9	pc vs	ss [8	9] B	v _{ss} [8	9	C

ELECTRICAL CHARACTERISTICS

				-5	5°C		25°C		12	5°C	
Characteristic	Symbol	V _{DD}	Test Conditions	Min	Max	Min	Typ (Note 2)	Max	Min	Мах	Unit
SUPPLY REQUIREMENTS	(Voltages I	Referer	nced to V _{EE})								
Power Supply Voltage Range	V _{DD}	-	$V_{DD} - 3.0 \ge V_{SS} \ge V_{EE}$	3.0	18	3.0	-	18	3.0	18	V
Quiescent Current Per Package	I _{DD}	5.0 10 15	$\begin{array}{l} \mbox{Control Inputs:} \\ V_{in} = V_{SS} \mbox{ or } V_{DD}, \\ \mbox{Switch } I/O: V_{EE} \leq V_{I/O} \leq \\ V_{DD}, \mbox{ and } \Delta V_{switch} \leq \\ \mbox{500 mV} \ (Note 3) \end{array}$		5.0 10 20		0.005 0.010 0.015	5.0 10 20		150 300 600	μΑ
Total Supply Current (Dynamic Plus Quiescent, Per Package	I _{D(AV)}	5.0 10 15	$T_A = 25^{\circ}C$ only (The channel component, $(V_{in} - V_{out})/R_{on}$, is not included.)		Typical	(0.07 μA/kHz 0.20 μA/kHz 0.36 μA/kHz	z) f + I _{DD})		μΑ
CONTROL INPUTS — INHI	BIT, A, B,	C (Volta	ages Referenced to V _{SS})		1	1	r	1	1	1	I
Low-Level Input Voltage	V _{IL}	5.0 10 15	R _{on} = per spec, I _{off} = per spec	- - -	1.5 3.0 4.0	- - -	2.25 4.50 6.75	1.5 3.0 4.0	- - -	1.5 3.0 4.0	V
High-Level Input Voltage	V _{IH}	5.0 10 15	R _{on} = per spec, I _{off} = per spec	3.5 7.0 11	- - -	3.5 7.0 11	2.75 5.50 8.25	- - -	3.5 7.0 11	- - -	V
Input Leakage Current	l _{in}	15	V _{in} = 0 or V _{DD}	-	±0.1	-	±0.00001	±0.1	-	1.0	μA
Input Capacitance	C _{in}	-		-	-	-	5.0	7.5	-	-	pF
SWITCHES IN/OUT AND CO	OMMONS	OUT/I	N — X, Y, Z (Voltages Refere	nced to	V _{EE})						
Recommended Peak-to-Peak Voltage Into or Out of the Switch	V _{I/O}	-	Channel On or Off	0	V _{DD}	0	-	V _{DD}	0	V _{DD}	V _{PP}
Recommended Static or Dynamic Voltage Across the Switch (Note 3) (Figure 5)	ΔV_{switch}	-	Channel On	0	600	0	-	600	0	300	mV
Output Offset Voltage	V _{OO}	-	V _{in} = 0 V, No Load	-	-	-	10	-	-	-	μV
ON Resistance	R _{on}	5.0 10 15	$\begin{array}{l} \Delta V_{\text{switch}} \leq 500 \text{ mV} \\ (\text{Note 3) } V_{\text{in}} = V_{\text{IL}} \text{ or } V_{\text{IH}} \\ (\text{Control}), \text{ and } V_{\text{in}} = \\ 0 \text{ to } V_{\text{DD}} \text{ (Switch)} \end{array}$	- - -	800 400 220	- - -	250 120 80	1050 500 280	- - -	1200 520 300	Ω
Δ ON Resistance Between Any Two Channels in the Same Package	ΔR_{on}	5.0 10 15		- - -	70 50 45		25 10 10	70 50 45		135 95 65	Ω
Off-Channel Leakage Current (Figure 10)	I _{off}	15	V _{in} = V _{IL} or V _{IH} (Control) Channel to Channel or Any One Channel	_	±100	_	±0.05	±100	_	±1000	nA
Capacitance, Switch I/O	C _{I/O}	-	Inhibit = V _{DD}	-	-	-	10	-	-	-	pF
Capacitance, Common O/I	C _{O/I}	-	Inhibit = V _{DD} (NLHV4051) (NLHV4052) (NLHV4053)	- - -	- - -	- -	60 32 17	- - -	- -	- - -	pF
Capacitance, Feedthrough (Channel Off)	C _{I/O}	-	Pins Not Adjacent Pins Adjacent		-	-	0.15 0.47	-	-		pF

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 2. Data labeled "Typ" is not to be used for design purposes, but is intended as an indication of the IC's potential performance.

3. For voltage drops across the switch (ΔV_{switch}) > 600 mV (> 300 mV at high temperature), excessive V_{DD} current may be drawn, i.e. the current out of the switch may contain both V_{DD} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded. (See first page of this data sheet.)

ELECTRICAL CHARACTERISTICS	Note 4) (C _L = 50 pF, T _A = 25°C) (V _{EE} \leq V _{SS} unless otherwise in	ndicated)
----------------------------	---	-----------

Characteristic	Symbol	V _{DD} – V _{EE} Vdc	Typ (Note 5) All Types	Max	Unit
Propagation Delay Times (Figure 6) Switch Input to Switch Output (R _L = 1 kΩ) NLHV4051	t _{PLH} , t _{PHL}				ns
$t_{PLH}, t_{PHL} = (0.17 \text{ ns/pF}) \text{ C}_{L} + 26.5 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.08 \text{ ns/pF}) \text{ C}_{L} + 11 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.06 \text{ ns/pF}) \text{ C}_{L} + 9.0 \text{ ns}$		5.0 10 15	35 15 12	90 40 30	
NLHV4052 t_{PLH} , $t_{PHL} = (0.17 \text{ ns/pF}) \text{ C}_{L} + 21.5 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.08 \text{ ns/pF}) \text{ C}_{L} + 8.0 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.06 \text{ ns/pF}) \text{ C}_{L} + 7.0 \text{ ns}$		5.0 10 15	30 12 10	75 30 25	ns
NLHV4053 $t_{PLH}, t_{PHL} = (0.17 \text{ ns/pF}) \text{ C}_{L} + 16.5 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.08 \text{ ns/pF}) \text{ C}_{L} + 4.0 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.06 \text{ ns/pF}) \text{ C}_{L} + 3.0 \text{ ns}$		5.0 10 15	25 8.0 6.0	65 20 15	ns
Inhibit to Output ($R_L = 10 \text{ k}\Omega$, $V_{EE} = V_{SS}$) Output "1" or "0" to High Impedance, or High Impedance to "1" or "0" Level NLHV4051	tp _{HZ} , tp _{LZ} , tp _{ZH} , tp _{ZL}	5.0 10	350 170	700 340	ns
NLHV4052		15 5.0 10 15	140 300 155 125	280 600 310 250	ns
NLHV4053		5.0 10 15	275 140 110	550 280 220	ns
Control Input to Output ($R_L = 1 \ k\Omega$, $V_{EE} = V_{SS}$) NLHV4051	t _{PLH} , t _{PHL}	5.0 10 15	360 160 120	720 320 240	ns
NLHV4052		5.0 10 15	325 130 90	650 260 180	ns
NLHV4053		5.0 10 15	300 120 80	600 240 160	ns
Second Harmonic Distortion (R _L = 10KΩ, f = 1 kHz) V _{in} = 5 V _{PP}	-	10	0.07	_	%
Bandwidth (Figure 7) (R _L = 50 Ω, V _{in} = 1/2 (V _{DD} -V _{EE}) p–p, C _L = 50pF 20 Log (V _{out} /V _{in}) = – 3 dB)	BW	10	17	-	MHz
Dff Channel Feedthrough Attenuation (Figure 7) $R_L = 1K\Omega$, $V_{in} = 1/2$ ($V_{DD} - V_{EE}$) p-p $f_{in} = 4.5$ MHz — NLHV4051 $f_{in} = 30$ MHz — NLHV4052 $f_{in} = 55$ MHz — NLHV4053	-	10	50	_	dB
Channel Separation (Figure 8) ($R_L = 1 \ k\Omega$, $V_{in} = 1/2 \ (V_{DD} - V_{EE}) \ p-p$, $f_{in} = 3.0 \ MHz$	-	10	-50	-	dB
Crosstalk, Control Input to Common O/I (Figure 9) ($R_1 = 1 \ k\Omega$, $R_L = 10 \ k\Omega$ Control $t_{TLH} = t_{THL} = 20 \ ns$, Inhibit = V _{SS})	-	10	75	_	mV

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. The formulas given are for the typical characteristics only at 25°C.
5. Data labelled "Typ" is not lo be used for design purposes but In intended as an indication of the IC's potential performance.




Figure 1. Switch Circuit Schematic

	TRUTH TABLE										
Cont	Control Inputs										
	Select ON Switches										
Inhibit	C*	В	Α	NLHV4051	NLHV4051 NLHV4052 NLHV4053)53		
0	0	0	0	X0	Y0	X0	Z0	Y0	X0		
0	0	0	1	X1	Y1	X1	Z0	Y0	X1		
0	0	1	0	X2	Y2	X2	Z0	Y1	X0		
0	0	1	1	X3	Y3	X3	Z0	Y1	X1		
0	1	0	0	X4			Z1	Y0	X0		
0	1	0	1	X5			Z1	Y0	X1		
0	1	1	0	X6			Z1	Y1	X0		
0	1	1	1	X7			Z1	Y1	X1		
1	х	х	х	None							

*Not applicable for MC14052

x = Don't Care




Figure 3. NLHV4052 Functional Diagram





Figure 2. NLHV4051 Functional Diagram





TEST CIRCUITS




Figure 5. ΔV Across Switch




Figure 6. Propagation Delay Times, Control and Inhibit to Output

A, B, and C inputs used to turn ON or OFF the switch under test.




Figure 7. Bandwidth and Off–Channel Feedthrough Attenuation





Figure 8. Channel Separation (Adjacent Channels Used For Setup)





NOTE: See also Figures 7 and 8 in the MC14016B data sheet.






Figure 10. Off Channel Leakage



TYPICAL RESISTANCE CHARACTERISTICS



APPLICATIONS INFORMATION

Figure A illustrates use of the on-chip level converter detailed in Figures 2, 3, and 4. The 0-to-5 V Digital Control signal is used to directly control a 9 V_{p-p} analog signal.

The digital control logic levels are determined by V_{DD} and V_{SS} . The V_{DD} voltage is the logic high voltage; the V_{SS} voltage is logic low. For the example, $V_{DD} = +5$ V = logic high at the control inputs; $V_{SS} = GND = 0$ V = logic low.

The maximum analog signal level is determined by V_{DD} and V_{EE} . The V_{DD} voltage determines the maximum recommended peak above V_{SS} . The V_{EE} voltage determines the maximum swing below V_{SS} . For the example, $V_{DD} - V_{SS} = 5$ V maximum swing above V_{SS} ; $V_{SS} - V_{EE} = 5$ V maximum swing below V_{SS} . The example shows a ±4.5 V signal which allows a 1/2 volt margin at each peak. If voltage transients above V_{DD} and/or below V_{EE} are anticipated on the analog channels, external diodes (Dx) are recommended as shown in Figure B. These diodes should be small signal types able to absorb the maximum anticipated current surges during clipping.

The *absolute* maximum potential difference between V_{DD} and V_{EE} is 18.0 V. Most parameters are specified up to 15 V which is the *recommended* maximum difference between V_{DD} and V_{EE} .

Balanced supplies are not required. However, V_{SS} must be greater than or equal to V_{EE} . For example, $V_{DD} = +10$ V, $V_{SS} = +5$ V, and $V_{EE} - 3$ V is acceptable. See the Table below.




Figure B. External Germanium or Schottky Clipping Diodes

POSSIBLE SUPPLY CONNECTIONS

V _{DD} In Volts	V _{SS} In Volts	V _{EE} In Volts	Control Inputs Logic High/Logic Low In Volts	Maximum Analog Signal Range In Volts
+8	0	-8	+8/0	+8 to -8 = 16 V _{p-p}
+5	0	-12	+5/0	+5 to $-12 = 17 V_{p-p}$
+5	0	0	+5/0	+5 to 0 = 5 V _{p-p}
+5	0	-5	+5/0	+5 to -5 = 10 V _{p-p}
+10	+5	-5	+10/ +5	+10 to $-5 = 15 V_{p-p}$

ORDERING INFORMATION


Device	Package	Shipping [†]
NLHV4051DR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel
NLHV4051DTR2G	TSSOP-16 (Pb-Free)	2500 / Tape & Reel

NLHV4052DR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel
NLHV4052DTR2G	TSSOP-16 (Pb-Free)	2500 / Tape & Reel

NLHV4053DR2G (In Development)	SOIC-16 (Pb-Free)	2500 / Tape & Reel
NLHV4053DTR2G (In Development)	TSSOP-16 (Pb-Free)	2500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS



NOTES:

DIMENSIONING AND TOLERANCING PER ANSI

 I. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A DOES NOT INCLUDE MOLD FLASH.
 PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER


SIDE A. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. 4

5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. 6. TERMINAL NUMBERS ARE SHOWN FOR

Environment of a construction of a construction.
 REFERENCE ONLY.
 DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.


	MILLIN	IETERS	INC	CHES		
DIM	MIN	MAX	MIN	MAX		
Α	4.90	5.10	0.193	0.200		
В	4.30	4.50	0.169	0.177		
С		1.20		0.047		
D	0.05	0.15	0.002	0.006		
F	0.50	0.75	0.020	0.030		
G	0.65	BSC	0.026 BSC			
н	0.18	0.28	0.007	0.011		
J	0.09	0.20	0.004	0.008		
J1	0.09	0.16	0.004	0.006		
ĸ	0.19	0.30	0.007	0.012		
K1	0.19	0.25	0.007	0.010		
L	6.40		0.252 BSC			
М	0 °	8 °	0 °	8 °		

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights or the rights of others. ON Semiconductor and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is su

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative