imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



8-Bit Dual-Supply Non-**Inverting Level Translator**

The NLSV8T244 is a 8-bit configurable dual-supply voltage level translator. The input A_n and output B_n ports are designed to track two different power supply rails, V_{CCA} and V_{CCB} respectively. Both supply rails are configurable from 0.9 V to 4.5 V allowing universal low-voltage translation from the input A_n to the output B_n port.

Features

- Wide V_{CCA} and V_{CCB} Operating Range: 0.9 V to 4.5 V
- High-Speed w/ Balanced Propagation Delay
- Inputs and Outputs have OVT Protection to 4.5 V
- Non-preferential V_{CCA} and V_{CCB} Sequencing
- Outputs at 3-State until Active V_{CC} is Reached
- Power-Off Protection
- Outputs Switch to 3-State with V_{CCB} at GND
- Ultra-Small Packaging: 4.0 mm x 2.0 mm UDFN20
- This is a Pb–Free Device

Typical Applications

• Mobile Phones, PDAs, Other Portable Devices

Important Information

• ESD Protection for All Pins: HBM (Human Body Model) > 6000 V



ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS





- = Specific Device Code LC
- = Date Code М
- = Pb-Free Package



NLSV8T244 AWLYYWWG CASE 751D Ο 1000000000000 = Assembly Location

- = Wafer Lot
- = Year
- = Work Week
- WW = Pb-Free Package G




Т

Y W

WL

YΥ



- = Year
- = Work Week
 - = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.




Figure 1. Logic Diagram




Figure 2. Pin Assignment

TRUTH TABLE

In	Inputs			
ŌĒ	A _n	B _n		
L	L	L		
L	Н	Н		
н	Х	3-State		

PIN ASSIGNMENT

PIN	FUNCTION
V _{CCA}	Input Port DC Power Supply
V _{CCB}	Output Port DC Power Supply
GND	Ground
A _n	Input Port
B _n	Output Port
ŌĒ	Output Enable

MAXIMUM RATINGS

Symbol	Rating		Value	Condition	Unit
V_{CCA}, V_{CCB}	DC Supply Voltage		-0.5 to +5.5		V
VI	DC Input Voltage	A _n	–0.5 to +5.5		V
V _C	Control Input	ŌĒ	–0.5 to +5.5		V
Vo	DC Output Voltage (Power Down)	B _n	–0.5 to +5.5	$V_{CCA} = V_{CCB} = 0$	V
	(Active Mode)	B _n	–0.5 to +5.5		V
	(Tri-State Mode)	B _n	–0.5 to +5.5		V
I _{IK}	DC Input Diode Current		-20	V _I < GND	mA
Ι _{ΟΚ}	DC Output Diode Current		-50	V _O < GND	mA
Ι _Ο	DC Output Source/Sink Current	±50		mA	
I _{CCA} , I _{CCB}	DC Supply Current Per Supply Pin	±100		mA	
I _{GND}	DC Ground Current per Ground Pin	±100		mA	
T _{STG}	Storage Temperature		-65 to +150		°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Мах	Unit
V _{CCA} , V _{CCB}	Positive DC Supply Voltage		0.9	4.5	V
VI	Bus Input Voltage	GND	4.5	V	
V _C	Control Input	GND	4.5	V	
V _{IO}	Bus Output Voltage (Power Down Mode)	B _n	GND	4.5	V
	(Active Mode)	B _n	GND	V _{CCB}	V
	(Tri-State Mode)	B _n	GND	4.5	V
T _A	Operating Temperature Range	-40	+85	°C	
$\Delta t / \Delta V$	Input Transition Rise or Rate V _I , from 30% to 70% of V _{CC} ; V _{CC} = 3.3 V ± 0.3 V		0	10	nS

DC ELECTRICAL CHARACTERISTICS

					-40°C to	o +85°C	
Symbol	Parameter	Test Conditions	V _{CCA} (V)	V _{CCB} (V)	Min	Max	Unit
VIH	Input HIGH Voltage		3.6 - 4.5	0.9 - 4.5	2.2	-	V
	(An, OE)		2.7 – 3.6		2.0	-	
			2.3 - 2.7		1.6	-	
			1.4 – 2.3		0.65 * V _{CCA}	-	
			0.9 – 1.4	1	0.9 * V _{CCA}	-	
V _{IL}	Input LOW Voltage		3.6 – 4.5	0.9-4.5	-	0.8	V
	(An, OE)		2.7 – 3.6		-	0.8	
			2.3 – 2.7	1	-	0.7	
			1.4 – 2.3		-	0.35 * V _{CCA}	
			0.9 – 1.4	1	-	0.1 * V _{CCA}	
V _{OH}	Output HIGH Voltage	$I_{OH} = -100 \ \mu A; \ V_I = V_{IH}$	0.9 – 4.5	0.9 – 4.5	V _{CCB} - 0.2	-	V
		I_{OH} = -0.5 mA; V_{I} = V_{IH}	0.9	0.9	0.75 * V _{CCB}	-	
		$I_{OH} = -2 \text{ mA}; V_I = V_{IH}$	1.4	1.4	1.05	-	
		$I_{OH} = -6 \text{ mA}; \text{ V}_{I} = \text{V}_{IH}$	1.65	1.65	1.25	-	
			2.3	2.3	2.0	-	
		I_{OH} = -12 mA; V_I = V_{IH}	2.3	2.3	1.8	-	
			2.7	2.7	2.2	-	
		I _{OH} = -18 mA; V _I = V _{IH}	2.3	2.3	1.7	-	
			3.0	3.0	2.4	-	
		I_{OH} = -24 mA; V_{I} = V_{IH}	3.0	3.0	2.2	-	
V _{OL}	Output LOW Voltage	I_{OL} = 100 μ A; V _I = V _{IL}	0.9 – 4.5	0.9-4.5	-	0.2	V
		I_{OL} = 0.5 mA; V_I = V_{IL}	1.1	1.1	-	0.3	
		$I_{OL} = 2 \text{ mA}; V_I = V_{IL}$	1.4	1.4	-	0.35	
		$I_{OL} = 6 \text{ mA}; V_I = V_{IL}$	1.65	1.65	-	0.3	
		I _{OL} = 12 mA; V _I = V _{IL}	2.3	2.3	-	0.4	
			2.7	2.7	-	0.4	
		I _{OL} = 18 mA; V _I = V _{IL}	2.3	2.3	-	0.6	
			3.0	3.0	-	0.45	
		I_{OL} = 24 mA; V_I = V_{IL}	3.0	3.0	-	0.6	
I	Input Leakage Current	$V_I = V_{CCA}$ or GND	0.9 – 4.5	0.9 – 4.5	-1.0	1.0	μA
I _{OFF}	Power-Off Leakage Current	<u>OE</u> = 0 V	0 0.9 – 4.5	0.9-4.5 0	-1.0 -1.0	1.0 1.0	μA
I _{CCA}	Quiescent Supply Current	$V_{I} = V_{CCA}$ or GND; $I_{O} = 0$, $V_{CCA} = V_{CCB}$	0.9 – 4.5	0.9 – 4.5	-	2.0	μA
I _{CCB}	Quiescent Supply Current	$\label{eq:VI} \begin{array}{l} V_{I} = V_{CCA} \text{ or } GND; \\ I_{O} = 0, V_{CCA} = V_{CCB} \end{array}$	0.9 – 4.5	0.9 – 4.5	-	2.0	μA
CCA + I _{CCB}	Quiescent Supply Current		0.9 – 4.5	0.9 – 4.5	-	4.0	μA
ΔI_{CCA}	Increase in I_{CC} per Input Voltage, Other Inputs at V_{CCA} or GND	$V_{I} = V_{CCA} - 0.6 V;$ $V_{I} = V_{CCA}$ or GND	4.5 3.6	4.5 3.6	-	10 5.0	μA
ΔI_{CCB}	Increase in I_{CC} per Input Voltage, Other Inputs at V_{CCA} or GND	$V_{I} = V_{CCA} - 0.6 V;$ $V_{I} = V_{CCA}$ or GND	4.5 3.6	4.5 3.6	-	10 5.0	μA
I _{OZ}	I/O Tri-State Output Leakage Current	$T_A = 25^{\circ}C, \overline{OE} = 0 V$	0.9-4.5	0.9-4.5	-1.0	1.0	μA

TOTAL STATIC POWER CONSUMPTION (I_{CCA} + I_{CCB})

		–40°C to +85°C									
					V _{CC}	_B (V)					
	4	.5	3.	.3	2	.8	1	.8	0	.9	
V _{CCA} (V)	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
4.5		2		2		2		2		< 1.5	μA
3.3		2		2		2		2		< 1.5	μA
2.8		< 2		< 1		< 1		< 0.5		< 0.5	μA
1.8		< 1		< 1		< 0.5		< 0.5		< 0.5	μA
0.9		< 0.5		< 0.5		< 0.5		< 0.5		< 0.5	μA

NOTE: Connect ground before applying supply voltage V_{CCA} or V_{CCB}. This device is designed with the feature that the power-up sequence of V_{CCA} and V_{CCB} will not damage the IC.

AC ELECTRICAL CHARACTERISTICS

			-40°C to +85°C										
				V _{CCB} (V)									
			4.	.5	3	.3	2	.8	1	.8	1	.2	
Symbol	Parameter	V _{CCA} (V)	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t _{PLH} ,	Propagation	4.5		1.6		1.8		2.0		2.1		2.3	nS
t _{PHL} (Note 1)	Delay,	3.3		1.7		1.9		2.1		2.3		2.6	
	A _n to B _n	2.8		1.9		2.1		2.3		2.5		2.8	
		1.8		2.1		2.4		2.5		2.7		3.0	
		1.2		2.4		2.7		2.8		3.0		3.3	
t _{PZH} ,	Output	4.5		2.6		3.8		4.0		4.1		4.3	nS
t _{PZL} (Note 1)	Enable,	3.3		3.7		3.9		4.1		4.3		4.6	
(Note I)	OE to B _n	2.5		3.9		4.1		4.3		4.5		4.8	
		1.8		4.1		4.4		4.5		4.7		5.0	
		1.2		4.4		4.7		4.8		5.0		5.3	
t _{PHZ} ,	Output	4.5		2.6		3.8		4.0		4.1		4.3	nS
t _{PLZ} (Note 1)	Disable,	3.3		3.7		3.9		4.1		4.3		4.6	
(Note I)	OE to B _n	2.5		3.9		4.1		4.3		4.5		4.8	
		1.8		4.1		4.4		4.5		4.7		5.0	
		1.2		4.4		4.7		4.8		5.0		5.3	
t _{OSHL} ,	Output to	4.5		0.15		0.15		0.15		0.15		0.15	nS
t _{OSLH}	Output Skew,	3.3		0.15		0.15		0.15		0.15		0.15	
(Note 1)	Time	2.5		0.15		0.15		0.15		0.15		0.15	
		1.8		0.15		0.15		0.15		0.15		0.15	
		1.2		0.15		0.15		0.15		0.15		0.15	

1. Propagation delays defined per Figure 3.

CAPACITANCE

Symbol	Parameter	Test Conditions	Typ (Note 2)	Unit
C _{IN}	Control Pin Input Capacitance	V_{CCA} = V_{CCB} = 3.3 V, V_{I} = 0 V or $V_{CCA/B}$	3.5	pF
C _{I/O}	I/O Pin Input Capacitance	V_{CCA} = V_{CCB} = 3.3 V, V_{I} = 0 V or $V_{CCA/B}$	5.0	pF
C _{PD}	Power Dissipation Capacitance	V_{CCA} = V_{CCB} = 3.3 V, V_{I} = 0 V or V_{CCA},f = 10 MHz	20	pF

2. Typical values are at $T_A = +25^{\circ}C$. 3. C_{PD} is defined as the value of the IC's equivalent capacitance from which the operating current can be calculated from: $I_{CC(operating)} \cong C_{PD} \times V_{CC} \times f_{IN} \times N_{SW}$ where $I_{CC} = I_{CCA} + I_{CCB}$ and N_{SW} = total number of outputs switching.






Figure 3. AC (Propagation Delay) Test Circuit

Test	Switch		
t _{PLH} , t _{PHL}	OPEN		
t _{PLZ} , t _{PZL}	V _{CCO} x 2		
t _{PHZ} , t _{PZH}	GND		
$C_L = 15 \text{ pF or equivalent (includes probe and jig capacitance)}$ $R_L = 2 \text{ k}\Omega \text{ or equivalent}$ $Z_{OUT} \text{ of pulse generator} = 50 \Omega$			



Waveform 1 – Propagation Delays t_R = t_F = 2.0 ns, 10% to 90%; f = 1 MHz; t_W = 500 ns



Waveform 2 – Output Enable and Disable Times t_R = t_F = 2.0 ns, 10% to 90%; f = 1 MHz; t_W = 500 ns

Figure 4. AC (Propagation Delay) Te	est Circuit Waveforms
-------------------------------------	-----------------------


			V _{CC}		
Symbol	3.0 V – 4.5 V	2.3 V – 2.7 V	1.65 V – 1.95 V	1.4 V – 1.6 V	0.9 V – 1.3 V
V _{mA}	V _{CCA} /2				
V _{mB}	V _{CCB} /2				
V _X	V _{OL} x 0.1				
V _Y	V _{OH} x 0.9				

ORDERING INFORMATION

Device	Package	Shipping [†]
NLSV8T244MUTAG	UQFN20 (Pb-Free)	3000 / Tape & Reel
NLSV8T244DTR2G	TSSOP-20 (Pb-Free)	2500 / Tape & Reel
NLSV8T244DWR2G	SOIC-20 (Pb-Free)	1000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS




NOTES:

- NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSIONS & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM TERMINAL TIP. 4. MOLD FLASH ALLOWED ON TERMINALS ALONG EDGE OF PACKAGE. FLASH MAY NOT EXCEED 0.03 ONTO BOTTOM SUBFACE OF TERMINALS.
- SURFACE OF TERMINALS. 5. DETAIL A SHOWS OPTIONAL CONSTRUCTION FOR TERMINALS.


	MILLIMETERS		
DIM	MIN	MAX	
Α	0.45	0.55	
A1	0.00	0.05	
A3	0.13 REF		
b	0.15	0.25	
D	4.00 BSC		
Е	2.00 BSC		
e	0.40 BSC		
L	0.50	0.60	
L1	0.00	0.03	
L2	0.60	0.70	

MOUNTING FOOTPRINT SOLDERMASK DEFINED



PACKAGE DIMENSIONS

TSSOP-20




- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.06) PER SIDE.
 DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
 DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
- CONDITION. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 7. DIMENSION A AND B ARE TO BE
- DETERMINED AT DATUM PLANE -W-.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	6.40	6.60	0.252	0.260
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65	BSC	0.026	BSC
Н	0.27	0.37	0.011	0.015
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
М	0°	8°	0 °	8°

PACKAGE DIMENSIONS

SOIC-20 WB



NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. INTERPRET DIMENSIONS AND TOLERANCES
- PER ASME Y14.5M, 1994. 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- MAXIMUM MOLD PROTRUSION 0.15 PER SIDE
 DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		
DIM	MIN	MAX	
Α	2.35	2.65	
A1	0.10	0.25	
В	0.35	0.49	
С	0.23	0.32	
D	12.65	12.95	
Ε	7.40	7.60	
е	1.27 BSC		
Н	10.05	10.55	
h	0.25	0.75	
L	0.50	0.90	
θ	0 °	7 °	

ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use payers that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative