## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## MC14076B

## 4-Bit D-Type Register with Three-State Outputs

The MC14076B 4-Bit Register consists of four D-type flip-flops operating synchronously from a common clock. OR gated output-disable inputs force the outputs into a high-impedance state for use in bus organized systems. OR gated data-disable inputs cause the Q outputs to be fed back to the D inputs of the flip-flops. Thus they are inhibited from changing state while the clocking process remains undisturbed. An asynchronous master root is provided to clear all four flip-flops simultaneously independent of the clock or disable inputs.

## Features

- Three-State Outputs with Gated Control Lines
- Fully Independent Clock Allows Unrestricted Operation for the Two Modes: Parallel Load and Do Nothing
- Asynchronous Master Reset
- Four Bus Buffer Registers
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-Power TTL Loads or One Low-Power Schottky TTL Load Over the Rated Temperature Range
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are $\mathrm{Pb}-$ Free and are RoHS Compliant

ON Semiconductor ${ }^{\circledR}$
http://onsemi.com


SOIC-16
D SUFFIX
CASE 751B

## MARKING DIAGRAM



A = Assembly Location
WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week
$\mathrm{G}=\mathrm{Pb}-$ Free Package

ORDERING INFORMATION
See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

MAXIMUM RATINGS (Voltages Referenced to $\mathrm{V}_{\mathrm{SS}}$ )

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | DC Supply Voltage Range | -0.5 to +18.0 | V |
| $\mathrm{~V}_{\text {in }}, \mathrm{V}_{\text {out }}$ | Input or Output Voltage Range <br> (DC or Transient) | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{I}_{\text {in }}, \mathrm{I}_{\text {out }}$ | Input or Output Current <br> (DC or Transient) per Pin | $\pm 10$ | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation, per Package (Note 1) | 500 | mW |
| $\mathrm{~T}_{\mathrm{A}}$ | Ambient Temperature Range | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Temperature <br> (8-Second Soldering) | 260 | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Temperature Derating: "D/DW" Packages: $-7.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ From $65^{\circ} \mathrm{C}$ To $125^{\circ} \mathrm{C}$

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, $\mathrm{V}_{\text {in }}$ and $\mathrm{V}_{\text {out }}$ should be constrained to the range $\mathrm{V}_{S S} \leq\left(\mathrm{V}_{\text {in }}\right.$ or $\left.\mathrm{V}_{\text {out }}\right) \leq \mathrm{V}_{\mathrm{DD}}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either $\mathrm{V}_{S S}$ or $\mathrm{V}_{\mathrm{DD}}$ ). Unused outputs must be left open.

## PIN ASSIGNMENT

| OUTPUT : A [ | 1 - | 16 | $\mathrm{V}_{\mathrm{DD}}$ |
| :---: | :---: | :---: | :---: |
| DISABLE ${ }^{\text {a }}$ | 2 | 15 | R |
| Q 0 | 3 | 14 | D0 |
| Q1 | 4 | 13 | D1 |
| Q2 | 5 | 12 | D2 |
| Q3 | 6 | 11 | D ${ }^{\text {d }}$ |
| C | 7 | 10 | $]$ B data |
| $\mathrm{v}_{\text {SS }}$ | 8 | 9 | 7 A dISABLE |

## BLOCK DIAGRAM



FUNCTION TABLE

| Inputs |  |  |  |  | Output Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Reset | Clock | Dat | ble |  |  |
|  |  | A | B | D |  |
| 1 | X | X | X | X | 0 |
| 0 | 0 | X | X | X | $Q_{n}$ |
| 0 | - | 1 | x | X | $Q_{n}$ |
| 0 | ת | x | 1 | X | $\mathrm{Q}_{\mathrm{n}}$ |
| 0 | ת | 0 | 0 | 0 | 0 |
| 0 | ת | 0 | 0 | 1 | 1 |

When either output disable A or B (or both) is (are) high the output is disabled to the high-impedance state; however sequential operation of the flip-flops is not affected.
X = Don't Care.

ELECTRICAL CHARACTERISTICS (Voltages Referenced to $\mathrm{V}_{\mathrm{SS}}$ )

| Characteristic | Symbol | $V_{D D}$Vdc | $-55^{\circ} \mathrm{C}$ |  | $25^{\circ} \mathrm{C}$ |  |  | $125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | $\begin{gathered} \text { Typ } \\ \text { (Note 2) } \end{gathered}$ | Max | Min | Max |  |
| Output Voltage <br> "0" Level $V_{\text {in }}=V_{D D} \text { or } 0$ <br> "1" Level $V_{\mathrm{in}}=0 \text { or } V_{D D}$ | $\mathrm{V}_{\text {OL }}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | - | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | - | $\begin{aligned} & \hline 0.05 \\ & 0.05 \\ & 0.05 \end{aligned}$ | Vdc |
|  | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ | - | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{gathered} \hline 4.95 \\ 9.95 \\ 14.95 \end{gathered}$ | - | Vdc |
| Input Voltage $\begin{aligned} & \left(\mathrm{V}_{\mathrm{O}}=4.5 \text { or } 0.5 \mathrm{Vdc}\right) \\ & \left(\mathrm{V}_{\mathrm{O}}=9.0 \text { or } 1.0 \mathrm{Vdc}\right) \\ & \left(\mathrm{V}_{\mathrm{O}}=13.5 \text { or } 1.5 \mathrm{Vdc}\right) \end{aligned}$ <br> "1" Level $\begin{aligned} & \left(\mathrm{V}_{\mathrm{O}}=0.5 \text { or } 4.5 \mathrm{Vdc}\right) \\ & \left(\mathrm{V}_{\mathrm{O}}=1.0 \text { or } 9.0 \mathrm{Vdc}\right) \\ & \left(\mathrm{V}_{\mathrm{O}}=1.5 \text { or } 13.5 \mathrm{Vdc}\right) \end{aligned}$ | $\mathrm{V}_{\text {IL }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | - | $\begin{aligned} & 2.25 \\ & 4.50 \\ & 6.75 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | - | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | Vdc |
|  | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} 3.5 \\ 7.0 \\ 11 \end{gathered}$ | - | $\begin{gathered} 3.5 \\ 7.0 \\ 11 \end{gathered}$ | $\begin{aligned} & 2.75 \\ & 5.50 \\ & 8.25 \end{aligned}$ | - | $\begin{gathered} 3.5 \\ 7.0 \\ 11 \end{gathered}$ | - | Vdc |
| $\begin{array}{ll} \hline \text { Output Drive Current } & \\ \left(\mathrm{V}_{\mathrm{OH}}=2.5 \mathrm{Vdc}\right) & \text { Source } \\ \left(\mathrm{V}_{\mathrm{OH}}=4.6 \mathrm{Vdc}\right) & \\ \left(\mathrm{V}_{\mathrm{OH}}=9.5 \mathrm{Vdc}\right) & \\ \left(\mathrm{V}_{\mathrm{OH}}=13.5 \mathrm{Vdc}\right) & \end{array}$ | IOH | $\begin{aligned} & 5.0 \\ & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} -3.0 \\ -0.64 \\ -1.6 \\ -4.2 \end{gathered}$ | - | $\begin{aligned} & -2.4 \\ & -0.51 \\ & -1.3 \\ & -3.4 \end{aligned}$ | $\begin{aligned} & -4.2 \\ & -0.88 \\ & -2.25 \\ & -8.8 \end{aligned}$ | - | $\begin{gathered} -1.7 \\ -0.36 \\ -0.9 \\ -2.4 \end{gathered}$ | - | mAdc |
| $\begin{aligned} & \left(\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{Vdc}\right) \\ & (\mathrm{V}) \quad \text { Sink } \\ & \left(\mathrm{V}_{\mathrm{OL}}=1.5 \mathrm{Vdc}\right) \end{aligned}$ | $\mathrm{l}_{\mathrm{OL}}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} \hline 0.64 \\ 1.6 \\ 4.2 \end{gathered}$ | - | $\begin{gathered} \hline 0.51 \\ 1.3 \\ 3.4 \end{gathered}$ | $\begin{gathered} 0.88 \\ 2.25 \\ 8.8 \end{gathered}$ | - | $\begin{gathered} 0.36 \\ 0.9 \\ 2.4 \end{gathered}$ | - | mAdc |
| Input Current | $1{ }_{\text {in }}$ | 15 | - | $\pm 0.1$ | - | $\pm 0.00001$ | $\pm 0.1$ | - | $\pm 1.0$ | $\mu \mathrm{Adc}$ |
| Input Capacitance $\left(\mathrm{V}_{\mathrm{in}}=0\right)$ | $\mathrm{C}_{\text {in }}$ | - | - | - | - | 5.0 | 7.5 | - | - | pF |
| Quiescent Current (Per Package) | $\mathrm{I}_{\mathrm{DD}}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 5.0 \\ & 10 \\ & 20 \end{aligned}$ | - | $\begin{aligned} & \hline 0.005 \\ & 0.010 \\ & 0.015 \end{aligned}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 20 \end{aligned}$ | - | $\begin{aligned} & \hline 150 \\ & 300 \\ & 600 \end{aligned}$ | $\mu \mathrm{Adc}$ |
| Total Supply Current (Notes 3, 4) (Dynamic plus Quiescent, Per Package) ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ on all outputs, all buffers switching) | $\mathrm{I}_{T}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{T}}=(0.75 \mu \mathrm{~A} / \mathrm{kHz}) \mathrm{f}+\mathrm{I}_{\mathrm{DD}} \\ & \mathrm{I}_{\mathrm{T}}=(1.50 \mu \mathrm{~A} / \mathrm{kHz}) \mathrm{f}+\mathrm{I}_{\mathrm{DD}} \\ & \mathrm{I}_{\mathrm{T}}=(2.25 \mu \mathrm{~A} / \mathrm{kHz}) \mathrm{f}+\mathrm{I}_{\mathrm{DD}} \end{aligned}$ |  |  |  |  |  |  | $\mu \mathrm{Adc}$ |
| Three-State Leakage Current | $\mathrm{I}_{\text {TL }}$ | 15 | - | $\pm 0.1$ | - | $\pm 0.0001$ | $\pm 0.1$ | - | $\pm 3.0$ | $\mu \mathrm{Adc}$ |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
2. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
3. The formulas given are for the typical characteristics only at $25^{\circ} \mathrm{C}$.
4. To calculate total supply current at loads other than 50 pF :

$$
I_{T}\left(C_{L}\right)=I_{T}(50 p F)+\left(C_{L}-50\right) \text { Vfk }
$$

where: $\mathrm{I}_{\mathrm{T}}$ is in $\mu \mathrm{A}$ (per package), $\mathrm{C}_{\mathrm{L}}$ in $\mathrm{pF}, \mathrm{V}=\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{S S}\right.$ ) in volts, f in kHz is input frequency, and $\mathrm{k}=0.002$.

SWITCHING CHARACTERISTICS (Note 5) ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| Characteristic | Symbol | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{DD}} \\ & \mathrm{Vdc} \end{aligned}$ | Min | $\begin{gathered} \text { Typ } \\ \text { (Note 6) } \end{gathered}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Rise and Fall Time $\begin{aligned} & \mathrm{t}_{\mathrm{TLH}}, \mathrm{t}_{\mathrm{THL}}=(1.5 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+25 \mathrm{~ns} \\ & \mathrm{t}_{\mathrm{TL}, \mathrm{H},} \mathrm{t}_{\mathrm{THL}}=(0.75 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+12.5 \mathrm{~ns} \\ & \mathrm{t}_{\mathrm{TLH}}, \mathrm{t}_{\mathrm{THL}}=(0.55 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+9.5 \mathrm{~ns} \end{aligned}$ | ${ }_{\text {t }}^{\text {TLH }}$, $\mathrm{t}_{\text {THL }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & - \\ & \text { - } \end{aligned}$ | $\begin{aligned} & 100 \\ & 50 \\ & 40 \end{aligned}$ | $\begin{gathered} 200 \\ 100 \\ 80 \end{gathered}$ | ns |
| ```Propagation Delay Time Clock to Q \(t_{\text {PLH }}, \mathrm{t}_{\text {PHL }}=(1.7 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+215 \mathrm{~ns}\) \(t_{\text {PLH }}, t_{\text {PHL }}=(0.66 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+92 \mathrm{~ns}\) \(\mathrm{t}_{\mathrm{PLH}}, \mathrm{t}_{\mathrm{PHL}}=(0.5 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+65 \mathrm{~ns}\) Reset to Q \(t_{\text {PLH }}, t_{\text {PHL }}=(1.7 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+215 \mathrm{~ns}\) \(t_{\text {PLH }}, t_{\text {PHL }}=(0.66 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+92 \mathrm{~ns}\) \(t_{\text {PLH }}, \mathrm{t}_{\mathrm{PHL}}=(0.5 \mathrm{~ns} / \mathrm{pF}) \mathrm{C}_{\mathrm{L}}+65 \mathrm{~ns}\)``` | $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | $\begin{array}{r} 5.0 \\ 10 \\ 15 \\ \hline \\ 5.0 \\ 10 \\ 15 \end{array}$ |  | $\begin{gathered} 300 \\ 125 \\ 90 \\ \hline \\ \hline 300 \\ 125 \\ 90 \end{gathered}$ | $\begin{array}{r} 600 \\ 250 \\ 180 \\ \hline \\ 600 \\ 250 \\ 180 \end{array}$ | ns |
| 3-State Propagation Delay, Output "1" or "0" to High Impedance | $\mathrm{t}_{\text {PHZ }}, \mathrm{tpLZ}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ |  | $\begin{aligned} & \hline 150 \\ & 60 \\ & 45 \end{aligned}$ | $\begin{aligned} & \hline 300 \\ & 120 \\ & 90 \end{aligned}$ | ns |
| 3-State Propagation Delay, High Impedance to "1" or "0" Level | $\mathrm{t}_{\text {PZH, }}$ t ${ }_{\text {PZL }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & - \\ & \text { - } \end{aligned}$ | $\begin{gathered} 200 \\ 80 \\ 60 \end{gathered}$ | $\begin{aligned} & \hline 400 \\ & 160 \\ & 120 \end{aligned}$ | ns |
| Clock Pulse Width | ${ }^{\text {twh }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} \hline 260 \\ 110 \\ 80 \end{gathered}$ | $\begin{aligned} & 130 \\ & 55 \\ & 40 \end{aligned}$ | - | ns |
| Reset Pulse Width | $\mathrm{t}_{\mathrm{WH}}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & \hline 370 \\ & 150 \\ & 110 \end{aligned}$ | $\begin{aligned} & 185 \\ & 75 \\ & 55 \end{aligned}$ | - | ns |
| Data Setup Time | $\mathrm{t}_{\text {su }}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \\ & \hline \end{aligned}$ | $\begin{gathered} 30 \\ 10 \\ 4 \end{gathered}$ | $\begin{gathered} \hline 15 \\ 5 \\ 2 \end{gathered}$ | - | ns |
| Data Hold Time | $t_{\text {h }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} \hline 130 \\ 60 \\ 50 \end{gathered}$ | $\begin{aligned} & 65 \\ & 30 \\ & 25 \end{aligned}$ | $\begin{aligned} & \text { - } \\ & \text { - } \end{aligned}$ | ns |
| Data Disable Setup Time | $\mathrm{t}_{\text {su }}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{gathered} \hline 220 \\ 80 \\ 50 \end{gathered}$ | $\begin{aligned} & 110 \\ & 40 \\ & 25 \end{aligned}$ | - | ns |
| Clock Pulse Rise and Fall Time | ${ }_{\text {t }}^{\text {TLH }}$, $\mathrm{t}_{\text {THL }}$ | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | - | $\begin{gathered} \hline 15 \\ 5 \\ 4 \end{gathered}$ | us |
| Clock Pulse Frequency | $\mathrm{f}_{\mathrm{cl}}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & - \\ & \text { - } \\ & \text { - } \end{aligned}$ | $\begin{aligned} & \hline 3.6 \\ & 9.0 \\ & 12 \end{aligned}$ | $\begin{aligned} & \hline 1.8 \\ & 4.5 \\ & 6.0 \end{aligned}$ | MHz |

5. The formulas given are for the typical characteristics only at $25^{\circ} \mathrm{C}$.
6. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.


Figure 1. Timing Diagram


Figure 2. Three-State Propagation Delay Waveshape and Circuit

EQUIVALENT
FUNCTIONAL BLOCK DIAGRAM


## MC14076B

ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :--- | :---: | :---: |
| MC14076BDG | SOIC-16 <br> (Pb-Free) | 48 Units / Rail |
| MC14076BDR2G | SOIC-16 <br> (Pb-Free) | 2500 Units / Tape \& Reel |
| NLV14076BDR2G* | SOIC-16 <br> (Pb-Free) | 2500 Units / Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

## MC14076B

## PACKAGE DIMENSIONS



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 ( 0.006 ) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION

|  | MILLIMETERS |  | INCHES |  |
| :---: | ---: | ---: | ---: | ---: |
| DIM | MIN | MAX | MIN | MAX |
| A | 9.80 | 10.00 | 0.386 | 0.393 |
| B | 3.80 | 4.00 | 0.150 | 0.157 |
| C | 1.35 | 1.75 | 0.054 | 0.068 |
| D | 0.35 | 0.49 | 0.014 | 0.019 |
| F | 0.40 | 1.25 | 0.016 | 0.049 |
| G | 1.27 BSC |  | 0.050 |  |
| BSC |  |  |  |  |
| J | 0.19 | 0.25 | 0.008 | 0.009 |
| K | 0.10 | 0.25 | 0.004 | 0.009 |
| M | $0^{\circ}$ | $7^{\circ}$ | $0^{\circ}$ | $7^{\circ}$ |
| P | 5.80 | 6.20 | 0.229 | 0.244 |
| R | 0.25 | 0.50 | 0.010 | 0.019 |

SOLDERING FOOTPRINT*


DIMENSIONS: MILLIMETERS
*For additional information on our Pb -Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

> ON Semiconductor and the ON are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative

