imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



14-Stage Binary Ripple Counter With Oscillator

High-Performance Silicon-Gate CMOS


The MC74HC4060A is identical in pinout to the standard CMOS MC14060B. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.


This device consists of 14 master–slave flip–flops and an oscillator with a frequency that is controlled either by a crystal or by an RC circuit connected externally. The output of each flip–flop feeds the next and the frequency at each output is half of that of the preceding one. The state of the counter advances on the negative–going edge of the Osc In. The active–high Reset is asynchronous and disables the oscillator to allow very low power consumption during stand–by operation.

State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and may have to be gated with Osc Out 2 of the HC4060A.

Features

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance With JEDEC Standard No. 7A Requirements
- Chip Complexity: 390 FETs or 97.5 Equivalent Gates
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant





| Clock | Reset | Output State |
|-------|-------|-----------------------|
| | L | No Change |
| | L | Advance to Next State |
| Х | Н | All Outputs Are Low |

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
|------------------|--|-------------------------------|------|
| V _{CC} | DC Supply Voltage (Referenced to GND) | -0.5 to +7.0 | V |
| V _{in} | DC Input Voltage (Referenced to GND) | –0.5 to V _{CC} + 0.5 | V |
| V _{out} | DC Output Voltage (Referenced to GND) | –0.5 to V _{CC} + 0.5 | V |
| l _{in} | DC Input Current, per Pin | ±20 | mA |
| I _{out} | DC Output Current, per Pin | ±25 | mA |
| I _{CC} | DC Supply Current, V_{CC} and GND Pins | ±50 | mA |
| P _D | Power Dissipation in Still Air, SOIC Package† TSSOP Package† | 500 450 | mW |
| T _{stg} | Storage Temperature Range | – 65 to + 150 | °C |
| TL | Lead Temperature, 1 mm from Case for 10 Seconds SOIC or TSSOP Package | 260 | °C |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and Vout should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

†Derating: SOIC Package: -7 mW/°C from 65° to 125°C TSSOP Package: -6.1 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit |
|------------------------------------|---|------|--------------------|------|
| V _{CC} | DC Supply Voltage (Referenced to GND) | 2.5* | 6.0 | V |
| V _{in} , V _{out} | DC Input Voltage, Output Voltage (Referenced to GND) | 0 | V _{CC} | V |
| T _A | Operating Temperature Range, All Package Types | -55 | +125 | °C |
| t _r , t _f | $ \begin{array}{llllllllllllllllllllllllllllllllllll$ | 0 | 1000 500 400 | ns |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

The oscillator is guaranteed to function at 2.5 V minimum. However, parametrics are tested at 2.0 V by driving Pin 11 with an external clock source.

DC CHARACTERISTICS (Voltages Referenced to GND)

| | | | v _{cc} | Guara | nteed Lin | nit | |
|-----------------|--|--|--------------------------|------------------------------|------------------------------|------------------------------|------|
| Symbol | Parameter | Condition | v | –55 to 25°C | ≤85°C | ≤125°C | Unit |
| V _{IH} | Minimum High-Level Input Voltage | $\label{eq:Vout} \begin{split} V_{out} &= 0.1 V \text{ or } V_{CC} - 0.1 V \\ I_{out} &\leq 20 \mu A \end{split}$ | 2.0 3.0 4.5 6.0 | 1.50 2.10 3.15 4.20 | 1.50 2.10 3.15 4.20 | 1.50 2.10 3.15 4.20 | V |
| V _{IL} | Maximum Low-Level Input Voltage | $\label{eq:Vout} \begin{split} V_{out} &= 0.1 V \text{ or } V_{CC} - 0.1 V \\ I_{out} &\leq 20 \mu A \end{split}$ | 2.0 3.0 4.5 6.0 | 0.50 0.90 1.35 1.80 | 0.50 0.90 1.35 1.80 | 0.50 0.90 1.35 1.80 | V |
| V _{OH} | Minimum High-Level Output Voltage (Q4-Q10, Q12-Q14) | | 2.0 4.5 6.0 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | V |
| | | $ \begin{aligned} V_{\text{in}} = & V_{\text{IH}} \text{ or } V_{\text{IL}} & I_{\text{out}} \leq 2.4m \\ & I_{\text{out}} \leq 4.0m \\ & I_{\text{out}} \leq 5.2m \end{aligned} $ | A 4.5 | 2.48 3.98 5.48 | 2.34 3.84 5.34 | 2.20 3.70 5.20 | |
| V _{OL} | Maximum Low–Level Output Voltage (Q4–Q10, Q12–Q14) | $ \begin{aligned} V_{in} &= V_{IH} \text{ or } V_{IL} \\ I_{out} &\leq 20 \mu A \end{aligned} $ | 2.0 4.5 6.0 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | V |
| | | $ \begin{aligned} V_{in} = V_{IH} \text{ or } V_{IL} & I_{out} \leq 2.4m \\ I_{out} \leq 4.0m \\ I_{out} \leq 5.2m \end{aligned} $ | A 4.5 | 0.26 0.26 0.26 | 0.33 0.33 0.33 | 0.40 0.40 0.40 | |

DC CHARACTERISTICS (Voltages Referenced to GND) (continued)

| | | | | Vcc | Guara | nteed Lim | nit | |
|-----------------|---|--|---|-------------------|----------------------|----------------------|----------------------|------|
| Symbol | Parameter | Condit | ion | v | –55 to 25°C | ≤85°C | ≤125°C | Unit |
| V _{OH} | Minimum High–Level Output Voltage (Osc Out 1, Osc Out 2) | $\begin{aligned} V_{in} &= V_{CC} \text{ or } GND \\ I_{out} &\leq 20 \mu A \end{aligned}$ | | 2.0 4.5 6.0 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | V |
| | | V _{in} =V _{CC} or GND | $\begin{split} I_{out} &\leq 0.7 \text{mA} \\ I_{out} &\leq 1.0 \text{mA} \\ I_{out} &\leq 1.3 \text{mA} \end{split}$ | 3.0 4.5 6.0 | 2.48 3.98 5.48 | 2.34 3.84 5.34 | 2.20 3.70 5.20 | |
| V _{OL} | Maximum Low-Level Output Voltage (Osc Out 1, Osc Out 2) | $\label{eq:Vin} \begin{split} V_{in} &= V_{CC} \text{ or } GND \\ I_{out} \leq 20 \mu A \end{split}$ | | 2.0 4.5 6.0 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | V |
| | | V _{in} =V _{CC} or GND | $\begin{split} I_{out} &\leq 0.7 \text{mA} \\ I_{out} &\leq 1.0 \text{mA} \\ I_{out} &\leq 1.3 \text{mA} \end{split}$ | 3.0 4.5 6.0 | 0.26 0.26 0.26 | 0.33 0.33 0.33 | 0.40 0.40 0.40 | |
| l _{in} | Maximum Input Leakage Current | $V_{in} = V_{CC}$ or GND | | 6.0 | ±0.1 | ±1.0 | ±1.0 | μA |
| ICC | Maximum Quiescent Supply Current (per Package) | $V_{in} = V_{CC} \text{ or } GND$ $I_{out} = 0\mu A$ | | 6.0 | 4 | 40 | 160 | μΑ |

AC CHARACTERISTICS (C_L = 50 pF, Input $t_r = t_f = 6 \text{ ns}$)

| | | V _{CC} | Guara | nteed Lin | nit | |
|--|--|--------------------------|--------------------------|--------------------------|---------------------------|------|
| Symbol | Parameter | V | –55 to 25°C | ≤85°C | ≤125°C | Unit |
| f _{max} | Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4) | 2.0 3.0 4.5 6.0 | 6.0 10 30 50 | 9.0 14 28 45 | 8.0 12 25 40 | MHz |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, Osc In to Q4* (Figures 1 and 4) | 2.0 3.0 4.5 6.0 | 300 180 60 51 | 375 200 75 64 | 450 250 90 75 | ns |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, Osc In to Q14* (Figures 1 and 4) | 2.0 3.0 4.5 6.0 | 500 350 250 200 | 750 450 275 220 | 1000 600 300 250 | ns |
| t _{PHL} | Maximum Propagation Delay, Reset to Any Q (Figures 2 and 4) | 2.0 3.0 4.5 6.0 | 195 75 39 33 | 245 100 49 42 | 300 125 61 53 | ns |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, Qn to Qn+1 (Figures 3 and 4) | 2.0 3.0 4.5 6.0 | 75 60 15 13 | 95 75 19 16 | 125 95 24 20 | ns |

AC CHARACTERISTICS (CL = 50 pF, Input $t_r = t_f = 6 \text{ ns}$) – continued

| | | V _{cc} | Guara | | | |
|--------------------|--|-----------------|-------------|-------|--------|------|
| Symbol | Parameter | V | –55 to 25°C | ≤85°C | ≤125°C | Unit |
| t _{TLH} , | Maximum Output Transition Time, Any Output | 2.0 | 75 | 95 | 110 | ns |
| t _{THL} | (Figures 1 and 4) | 3.0 | 27 | 32 | 36 | |
| | | 4.5 | 15 | 19 | 22 | |
| | | 6.0 | 13 | 16 | 19 | |
| C _{in} | Maximum Input Capacitance | | 10 | 10 | 10 | pF |

* For $T_A = 25^{\circ}C$ and $C_L = 50$ pF, typical propagation delay from Clock to other Q outputs may be calculated with the following equations: $V_{CC} = 2.0$ V: $t_P = [93.7 + 59.3 (n-1)]$ ns $V_{CC} = 3.0$ V: $t_P = [61.5 + 34.4 (n-1)]$ ns $V_{CC} = 6.0$ V: $t_P = [24.4 + 12 (n-1)]$ ns

| | | Typical @ 25°C, V_{CC} = 5.0 V | | |
|-----------------|--|----------------------------------|----|-----|
| C _{PD} | Power Dissipation Capacitance (Per Package)* | 35 | pF | |
| | | | | ÷., |

* Used to determine the no–load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

TIMING REQUIREMENTS (Input t_r = t_f = 6 ns)

| | | v _{cc} | Guara | | | |
|---------------------------------|--|--------------------------|---------------------------|---------------------------|---------------------------|------|
| Symbol | Parameter | V | –55 to 25°C | ≤85°C | ≤125°C | Unit |
| t _{rec} | Minimum Recovery Time, Reset Inactive to Clock (Figure 2) | 2.0 3.0 4.5 6.0 | 100 75 20 17 | 125 100 25 21 | 150 120 30 25 | ns |
| t _w | Minimum Pulse Width, Clock (Figure 1) | 2.0 3.0 4.5 6.0 | 75 27 15 13 | 95 32 19 16 | 110 36 23 19 | ns |
| t _w | Minimum Pulse Width, Reset (Figure 2) | 2.0 3.0 4.5 6.0 | 75 27 15 13 | 95 32 19 16 | 110 36 23 19 | ns |
| t _r , t _f | Maximum Input Rise and Fall Times (Figure 1) | 2.0 3.0 4.5 6.0 | 1000 800 500 400 | 1000 800 500 400 | 1000 800 500 400 | ns |

ORDERING INFORMATION

| Device | Package | Shipping [†] |
|-------------------|-----------------------|-----------------------|
| MC74HC4060ADG | SOIC-16 (Pb-Free) | 48 Units / Rail |
| MC74HC4060ADR2G | SOIC-16 (Pb-Free) | 2500 Units / Reel |
| NLV74HC4060ADR2G* | SOIC-16 (Pb-Free) | 2500 Units / Reel |
| MC74HC4060ADTG | TSSOP-16 (Pb-Free) | 96 Units / Rail |
| MC74HC4060ADTR2G | TSSOP-16 (Pb-Free) | 2500 Units / Reel |
| NLVHC4060ADTR2G* | TSSOP-16 (Pb-Free) | 2500 Units / Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. *NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP

Capable.

PIN DESCRIPTIONS

INPUTS

Osc In (Pin 11)

Negative–edge triggering clock input. A high–to–low transition on this input advances the state of the counter. Osc In may be driven by an external clock source.

Reset (Pin 12)

Active-high reset. A high level applied to this input asynchronously resets the counter to its zero state (forcing all Q outputs low) and disables the oscillator.

OUTPUTS


Q4—Q10, Q12–Q14 (Pins 7, 5, 4, 6, 13, 15, 1, 2, 3)

Active-high outputs. Each Qn output divides the Clock input frequency by 2^{N} . The user should note the Q1, Q2, Q3 and Q11 are not available as outputs.


Osc Out 1, Osc Out 2 (Pins 9, 10)

Oscillator outputs. These pins are used in conjunction with Osc In and the external components to form an oscillator. When Osc In is being driven with an external clock source, Osc Out 1 and Osc Out 2 must be left open circuited. With the crystal oscillator configuration in Figure 6, Osc Out 2 must be left open circuited.

SWITCHING WAVEFORMS















Figure 3.



*Includes all probe and jig capacitance

Figure 4. Test Circuit











Figure 7. Pierce Crystal Oscillator Circuit

TABLE 1. CRYSTAL OSCILLATOR AMPLIFIER SPECIFICATIONS (T_A = 25°C; Input = Pin 11, Output = Pin 10)


| Туре | | Positive Reactance (Pierce) | |
|--|--|--|--|
| Input Resistance, R _{in} | | 60MΩ Minimum | |
| Output Impedance, Z _{out} (4.5V Supply) | | 200Ω (See Text) | |
| Input Capacitance, C _{in} | | 5pF Typical | |
| Output Capacitance, Cout | | 7pF Typical | |
| Series Capacitance, C _a | | 5pF Typical | |
| Open Loop Voltage Gain with Output at Full Swing, α | 3Vdc Supply 4Vdc Supply 5Vdc Supply 6Vdc Supply | 5.0 Expected Minimum 4.0 Expected Minimum 3.3 Expected Minimum 3.1 Expected Minimum | |

PIERCE CRYSTAL OSCILLATOR DESIGN




Value are supplied by crystal manufacturer (parallel resonant crystal).

Figure 8. Equivalent Crystal Networks



NOTE: C = C1 + C_{in} and R = R1 + R_{out}. C_o is considered as part of the load. C_a and R_f typically have minimal effect below 2MHz.

Figure 9. Series Equivalent Crystal Load



Values are listed in Table 1.

Figure 10. Parasitic Capacitances of the Amplifier

DESIGN PROCEDURES

The following procedure applies for oscillators operating below 2MHz where Z is a resistor R1. Above 2MHz, additional impedance elements should be considered: C_{out} and C_a of the amp, feedback resistor R_f , and amplifier phase shift error from 180°C.

Step 1: Calculate the equivalent series circuit of the crystal at the frequency of oscillation.

$$Z_{e} = \frac{-jX_{C_{0}}(R_{s} + jX_{L_{s}} - jX_{C_{s}})}{-jX_{C_{0}} + R_{s} + jX_{L_{s}} - jX_{C_{s}}} = R_{e} + jX_{e}$$

Reactance jX_e should be positive, indicating that the crystal is operating as an inductive reactance at the oscillation frequency. The maximum R_s for the crystal should be used in the equation.

Step 2: Determine β , the attenuation, of the feedback network. For a closed-loop gain of 2, $A_v\beta = 2, \beta = 2/A_v$ where A_v is the gain of the HC4060A amplifier.

Step 3: Determine the manufacturer's loading capacitance. For example: A manufacturer may specify an external load capacitance of 32pF at the required frequency.

Step 4: Determine the required Q of the system, and calculate R_{load} , For example, a manufacturer specifies a crystal Q of 100,000. In-circuit Q is arbitrarily set at 20% below crystal Q or 80,000. Then $R_{load} = (2\pi f_o L_S/Q) - R_s$ where L_s and R_s are crystal parameters.

Step 5: Simultaneously solve, using a computer,

$$\beta = \frac{X_{C} \cdot X_{C2}}{R \cdot R_{e} + X_{C2} (X_{e} - X_{C})} \quad \text{(with feedback phase shift = 180°)}$$
(Eq 1

$$X_{e} = X_{C2} + X_{C} + \frac{R_{e}X_{C2}}{R} = X_{Cload}$$
 (where the loading capacitor is an external load, not including C₀) (Eq 2)

$$R_{\text{load}} = \frac{R_{\text{C}_0} X_{\text{C}_2} \left[(X_{\text{C}} + X_{\text{C}_2}) (X_{\text{C}} + X_{\text{C}_0}) - X_{\text{C}} (X_{\text{C}} + X_{\text{C}_0} + X_{\text{C}_2}) \right]}{X_{\text{C}_2}^2 (X_{\text{C}} + X_{\text{C}_0})^2 + R^2 (X_{\text{C}} + X_{\text{C}_0} + X_{\text{C}_2})^2}$$
(Eq 3)

Here $R = R_{out} + R1$. Rout is amp output resistance, R1 is Z. The C corresponding to X_C is given by $C = C1 + C_{in}$.

Alternately, pick a value for R1 (i.e, let R1 = R_S). Solve Equations 1 and 2 for C1 and C2. Use Equation 3 and the fact that $Q = 2\pi f_0 L_s/(R_s + R_{load})$ to find in-circuit Q. If Q is not satisfactory pick another value for R1 and repeat the procedure.

CHOOSING R1

Power is dissipated in the effective series resistance of the crystal. The drive level specified by the crystal manufacturer is the maximum stress that a crystal can withstand without damage or excessive shift in frequency. R1 limits the drive level.

To verify that the maximum dc supply voltage does not overdrive the crystal, monitor the output frequency as a function of voltage at Osc Out 2 (Pin 9). The frequency should increase very slightly as the dc supply voltage is increased. An overdriven crystal will decrease in frequency or become unstable with an increase in supply voltage. The operating supply voltage must be reduced or R1 must be increased in value if the overdriven condition exists. The user should note that the oscillator start-up time is proportional to the value of R1.

SELECTING R_f

The feedback resistor, R_f , typically ranges up to 20M Ω . R_f determines the gain and bandwidth of the amplifier. Proper bandwidth insures oscillation at the correct frequency plus roll-off to minimize gain at undesirable frequencies, such as

the first overtone. R_f must be large enough so as to not affect the phase of the feedback network in an appreciable manner.

ACKNOWLEDGEMENTS AND RECOMMENDED REFERENCES

The following publications were used in preparing this data sheet and are hereby acknowledged and recommended for reading:

Technical Note TN-24, Statek Corp.

Technical Note TN-7, Statek Corp.

D. Babin, "Designing Crystal Oscillators", Machine Design, March 7, 1985.


D. Babin, "Guidelines for Crystal Oscillator Design", Machine Design, April 25, 1985.

ALSO RECOMMENDED FOR READING:

E. Hafner, "The Piezoelectric Crystal Unit-Definitions and Method of Measurement", Proc. IEEE, Vol. 57, No. 2, Feb., 1969.

D. Kemper, L. Rosine, "Quartz Crystals for Frequency Control", Electro-Technology, June, 1969.


P. J. Ottowitz, "A Guide to Crystal Selection", Electronic Design, May, 1966.





PACKAGE DIMENSIONS





NOTES:


DIES:
 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EVECTOR of 5 (A 000 DED SUPER SUPE


EXCEED 0.15 (0.006) PER SIDE. 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL INTERLEAD FLASH OR PROTRUSION S NOT EXCEED 0.25 (0.010) PER SIDE. 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.

CONDITION.
 TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
 DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE –W–.


| | MILLIN | IETERS | INC | HES |
|-----|--------|--------|-------|-------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 4.90 | 5.10 | 0.193 | 0.200 |
| В | 4.30 | 4.50 | 0.169 | 0.177 |
| С | | 1.20 | | 0.047 |
| D | 0.05 | 0.15 | 0.002 | 0.006 |
| F | 0.50 | 0.75 | 0.020 | 0.030 |
| G | 0.65 | BSC | 0.026 | BSC |
| н | 0.18 | 0.28 | 0.007 | 0.011 |
| J | 0.09 | 0.20 | 0.004 | 0.008 |
| J1 | 0.09 | 0.16 | 0.004 | 0.006 |
| ĸ | 0.19 | 0.30 | 0.007 | 0.012 |
| K1 | 0.19 | 0.25 | 0.007 | 0.010 |
| L | 6.40 | | 0.252 | BSC |
| м | 0 ° | 8 ° | 0 ° | 8 ° |

SOLDERING FOOTPRINT*





PACKAGE DIMENSIONS



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor roducts, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights or the rights of others. ON Semiconductor and is officers, employees or use ON Semiconductor products for any such unintended or inauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly, any claim of personal injury or death associated with such unintended or unauthorized usein alleges that ON Semiconductor was negligent

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Depart 401 00 200 0010

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative