mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



NN31000A

http://www.semicon.panasonic.co.jp/en/

10 A Synchronous DC-DC Step down Regulator, Power Supply in Package (V_{IN} = 4.5 V to 28 V, V_{OUT} = 0.6 V to 5.5 V)

FEATURES

- High-Speed Response DC-DC Step Down Regulator Circuit that employs Hysteretic Control System
- Built-in inductor and capacitors
- Skip (discontinuous) Mode for high efficiency at light load Maximum Output Current : 10 A
- Input Voltage Range : PVIN=AVIN = 4.5 V to 28 V, Output Voltage Range : 0.6 V to 5.5 V Selectable Switching Frequency 400 kHz / 600 kHz / 800 kHz
- Built-in Feed Back Resistors for 1.0 V / 3.3 V default settings Configurable output voltage settings using external Resistors
- Adjustable Soft Start
- Low Operating and Standby Quiescent Current
- Open Drain Power Good Indication for Output Over / Under Voltage
- Selectable Auto recovery / latch off protection system
- Adjustable current limit threshold
- Built-in Under Voltage Lockout (UVLO), Thermal Shut Down (TSD), Under Voltage Detection (UVD), Over Voltage Detection (OVD), Short Circuit Protection (SCP) Over Current Protection (OCP)
- Plastic Quad Flat Non-leaded Package Heat Slug Down (QFN Type, Size : 8.5 mm × 7.5 mm, 0.5 mm pitch)

DESCRIPTION

NN31000A is a synchronous DC-DC step down regulator (1-ch), Power Supply in Package (PSiP), which integrates a Controller IC that employs a hysteretic control system, two Power MOSFETs, an Inductor and Capacitors into a single 8.5 x 7.5 x 4.7mm QFN package. The easiness of mounting PSiP onto a Printed Circuit

Board (PCB), a very small footprint and a highly reduced number of external components, offers very compact and simplified solutions for applications requiring pointof-load design.

The number of external components have been reduced to only input/output capacitor, slow start capacitor and feedback resistors.


Furthermore, for applications requiring an output voltage of 1.0 V / 3.3 V, the external feedback resistors can be eliminated, resulting into even a smaller footprint.

The PSiP achieves efficiencies of greater than 95 % with very good power dissipation capabilities.


APPLICATIONS

High Current Distributed Power Systems such as

- DSP and FPGA Point-of-Load Applications
- Routers
- Industrial Equipment
- · Space constrained Applications etc.



Note : The application circuit is an example. The operation of the mass production set is not guaranteed. Sufficient evaluation and verification is required in the design of the mass production set. The Customer is fully responsible for the incorporation of the above illustrated application circuit in the design of the equipment.



Condition : Vin = 12 V, V_{OUT} Setting = 1.0 V / 3.3 V Switching Frequency = 400 / 600 / 800 kHz, Skip mode Co = 66 µF (22 µF x 3)



ORDERING INFORMATION

Order Number	Order Number Feature		Output Supply
NN31000A-BB	Maximum Output Current : 10 A	57 pin HQFN	Emboss Taping

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit	Notes
Supply voltage	V _{IN}	30	V	*1
Operating free-air temperature	T _{opr}	– 40 to + 85	°C	*2
Operating junction temperature	Tj	– 40 to + 150	°C	*2
Storage temperature	T _{stg}	– 55 to + 150	°C	*2
Input Voltage Range	V _{MODE} ,V _{FSEL} ,V _{OUTM} ,V _{PRTCNT} V _{OCPCNT} ,V _{FB}	– 0.3 to (V _{REG} + 0.3)	V	*1 *3
	V _{EN}	– 0.3 to 6.0	V	*1
Output Voltage Denge	V _{PGOOD}	– 0.3 to (V _{REG} + 0.3)	V	*1 *3
Output Voltage Range	V _{LX}	– 0.3 to (V _{IN} + 0.3)	V	*1 *4
ESD	HBM	2	kV	_

Notes : This product may sustain permanent damage if subjected to conditions higher than the above stated absolute maximum rating. This rating is the maximum rating and device operating at this range is not guaranteed as it is higher than our stated recommended operating range.

When subjected under the absolute maximum rating for a long time, the reliability of the product may be affected. V_{IN} is voltage for AVIN, PVIN. $V_{IN} = AV_{IN} = PV_{IN}$.

Do not apply external currents and voltages to any pin not specifically mentioned.

- *1 : The values under the condition not exceeding the above absolute maximum ratings and the power dissipation.
- *2 : Except for the power dissipation, operating ambient temperature, and storage temperature, all ratings are for T_a = 25 °C.

*3 :(V_{REG} + 0.3) V must not exceed 6 V.

*4 : (V_{IN} + 0.3) V must not exceed 30 V.

POWER DISSIPATION RATING

Package	θ_{j-C}	PD (Ta = 25 °C)	PD (Ta = 85 °C)	Notes
Plastic Quad Flat Non-leaded Package	6.7 °C / W	3.49 W	1.82 W	*1
Heat Slug Down (QFN Type)	5.7 °C / W	5.56 W	2.89 W	*2

Notes : For the actual usage, please follow the power supply voltage, load and ambient temperature conditions to ensure that there is enough margin and the thermal design does not exceed the allowable value.

*1:Glass Epoxy Substrate (4 Layers) [$50 \times 50 \times 0.8$ t (mm)]

*2:Glass Epoxy Substrate (4 Layers) $[50 \times 50 \times 1.57 \text{ t (mm)}]$



CAUTION

Although this IC has built-in ESD protection circuit, it may still sustain permanent damage if not handled properly. Therefore, proper ESD precautions are recommended to avoid electrostatic damage to the MOS gates.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
	AV _{IN}	4.5	12	28	V	—
Supply voltage range	PV _{IN}	4.5	12	28	V	—
	V _{MODE}	- 0.3	_	V _{REG} + 0.3	V	*1
Input Voltage Denge	V_{FSEL}	- 0.3	_	V _{REG} + 0.3	V	*1
Input Voltage Range	V _{PRTCNT}	- 0.3	_	V _{REG} + 0.3	V	*1
	V _{EN}	- 0.3	_	5.0	V	
	V _{PGOOD}	- 0.3	—	V _{REG} + 0.3	V	*1
Output Voltage Range	V_{LX}	- 0.3	_	V _{IN} + 0.3	V	*2

Notes : Voltage values, unless otherwise specified, are with respect to GND.

GND is voltage for AGND, PGND. AGND = PGND

 V_{IN} is voltage for AVIN, PVIN. V_{IN} = AV_{IN} = PV_{IN}.

Do not apply external currents or voltages to any pin not specifically mentioned.

*1 : (V_{REG} + 0.3) V must not exceed 6 V.

*2 : (V_{IN} + 0.3) V must not exceed 30 V.

ELECTRICAL CHARACTERISTICS

 C_{O} = 22 µF × 3, V_{OUT} Setting = 1.0 V, V_{IN} = A V_{IN} = P V_{IN} = 12 V, Switching Frequency = 600 kHz V_{MODE} = V_{REG} (FCCM), T_{a} = 25 °C ± 2 °C unless otherwise noted.

Description	O: maked	Quadition		Limits		1.1	Nata
Parameter	Symbol	Condition	Min	Тур	Max	Unit	Note
Current Consumption							
Current Consumption at active1 (Skip mode)	Ivddactn1	$\begin{split} I_{OUT} &= 0 \text{ A}, \text{ V}_{FB} = 0.620 \text{ V} \\ R_{FB1} &= 1.0 \text{ k}\Omega \\ R_{FB2} &= 1.5 \text{ k}\Omega \\ \text{ V}_{MODE} &= 0 \text{ V}, \text{ V}_{EN} = 5 \text{ V} \end{split}$	_	700	1200	μA	
Current Consumption at active2 (FCCM)	Ivddactn2	$V_{EN} = 5 V, I_{OUT} = 0 A$ $R_{FB1} = 1.0 k\Omega$ $R_{FB2} = 1.5 k\Omega$ $V_{MODE} = V_{REG}$ $V_{FSEL} = OPEN$	_	15	23	mA	_
AVIN/PVIN Current Consumption at standby	Ivinstb	AV _{IN} = PV _{IN} = 12 V V _{EN} = 0 V	_	2	5	μA	_
Logic Pin Characteristics							
EN pin Low-level input voltage	Venl	—	—	—	0.3	V	—
EN pin High-level input voltage	Venh	—	1.5	—	5.0	V	—
EN pin leakage current	ILEAKEN	V _{EN} = 5 V		5	10	μA	—
MODE pin Low-level input voltage	VMODEL	_	_	_	$V_{\text{REG}} \times 0.3$	v	—
MODE pin High-level input voltage	Vmodeh	_	V _{REG} × 0.7		V _{REG}	V	_
MODE pin leakage current	ILEAKMD	V _{MODE} = 5 V		12.5	25	μA	_
PRTCNT pin Low-level input voltage	Vprtl	_			0.3	V	_
PRTCNT pin High-level input voltage	Vprth	_	V _{REG} - 0.3			v	
PRTCNT pin leakage current	ILEAKPRT	V _{EN} = 5 V, V _{PRTCNT} = 5 V		0	2	μA	—
FSEL pin Low-level input voltage	VFSELL	_		_	0.3	V	
FSEL pin High-level input voltage	Vfselh	_	V _{REG} - 0.3			V	
FSEL pin High leakage current	ILEAKFSH	V _{FSEL} = 5 V	_	6.25	12.5	μA	—
FSEL pin Low leakage current	ILEAKFSL	V _{FSEL} = 0 V	_	6.25	12.5	μA	—

ELECTRICAL CHARACTERISTICS (Continued)

 C_{O} = 22 µF × 3, V_{OUT} Setting = 1.0 V, V_{IN} = A V_{IN} = P V_{IN} = 12 V, Switching Frequency = 600 kHz V_{MODE} = V_{REG} (FCCM), T_{a} = 25 °C ± 2 °C unless otherwise noted.

Deremeter	Cumbol	Condition		Limits		Unit	Nata
Parameter	Symbol	Symbol		Тур	Max	Unit	Note
VREG Characteristics	VREG Characteristics						
Output voltage	Vrego	I _{VREG} = 5mA	5.3	5.6	5.9	V	_
Input voltage variation	Vreglin	$V_{REGLIN} = V_{REG} (V_{IN} = 12 V)$ - $V_{REG} (V_{IN} = 6 V)$ $I_{VREG} = 5mA$			150	mV	_
Drop out voltage	Vregdo	V _{IN} = 4.5 V, I _{VREG} = 5mA	4.1	_	_	V	—
VFB Characteristics							
VFB comparator threshold	Vfbth	—	0.594	0.600	0.606	V	
VFB pin leakage current 1	ILEAKFB1	V _{FB} = 0 V	– 1	_	1	μA	
VFB pin leakage current 2	ILEAKFB2	V _{FB} = 6 V	– 1	_	1	μA	
Under Voltage Lock Out							
UVLO shutdown voltage	VUVLODE	V _{IN} = 5 V to 0 V	3.97	4.10	4.23	V	
UVLO wakeup voltage	VUVLORE	$V_{IN} = 0 \vee \text{to } 5 \vee$	4.17	4.30	4.43	V	
UVLO hysteresis	ΔV_{UVLO}	_	150	200	250	mV	
PGOOD							
PGOOD Threshold 1 (VFB ratio for UVD detect)	Vpguv	PGOOD : High to Low	77	85	93	%	_
PGOOD Hysteresis 1 (VFB ratio for UVD release)	ΔV_{PGUV}	PGOOD : Low to High	3.5	5.0	6.5	%	—
PGOOD Threshold 2 (VFB ratio for OVD detect)	Vpgov	PGOOD : High to Low	107	115	123	%	_
PGOOD Hysteresis 2 (VFB ratio for OVD release)	ΔV_{PGOV}	PGOOD : Low to High	3.5	5.0	6.5	%	_
PGOOD start up delay time (After reached V_{FB} = 0.6 V)	TPGD	_	0.4	1.0	1.6	ms	—
PGOOD ON resistance	R _{PG}	_		10	15	Ω	_

ELECTRICAL CHARACTERISTICS (Continued)

 C_{O} = 22 µF × 3, V_{OUT} Setting = 1.0 V, V_{IN} = A V_{IN} = P V_{IN} = 12 V, Switching Frequency = 600 kHz V_{MODE} = V_{REG} (FCCM), T_{a} = 25 °C ± 2 °C unless otherwise noted.

Deveneter	Queebal	Condition		Limits		L lua it	Nata		
Parameter	Symbol Condition		Min	Тур	Max	Unit	Note		
DC-DC Characteristics									
Output voltage 1	V ₀₁	$R_{FB1} = 1.0 \text{ k}\Omega$ $R_{FB2} = 1.5 \text{ k}\Omega$ $V_{MODE} = V_{REG}$ $I_{OUT} = 5 \text{ A}$	0.985	1.000	1.015	V			
Output voltage 2	V ₀₂	$R_{FB1} = 4.5 \text{ k}\Omega$ $R_{FB2} = 1 \text{ k}\Omega$ $V_{MODE} = V_{REG}$ $I_{OUT} = 5 \text{ A}$	3.250	3.300	3.350	v			
Output voltage 3	V ₀₃	V_{FB} = OPEN before V_{EN} = 0 V to 1.5 V V_{MODE} = V_{REG} I_{OUT} = 5 A	0.985	1.000	1.015	V			
Output voltage 4	Vo4	$V_{FB} = V_{REG}$ before $V_{EN} = 0$ V to 1.5 V $V_{MODE} = V_{REG}$ $I_{OUT} = 5$ A	3.250	3.300	3.350	V	_		
Efficiency 1	Veff1	$\begin{array}{l} PV_{IN} = 12 \ V \\ V_{OUT} = 5 \ V, \ I_{OUT} = 4 \ A \\ V_{FSEL} = V_{REG} \left(\ 800kHz \ \right) \end{array}$	_	95	_	%	*1		
Efficiency 2	Veff2	PV _{IN} = 12 V V _{OUT} = 3.3 V, I _{OUT} = 4 A V _{FSEL} = OPEN (600kHz)	_	95	_	%	*1		
Efficiency 3	Veff3		_	94	_	%	*1		
Efficiency 4	Veff4	PV _{IN} = 12 V V _{OUT} = 1.0 V, I _{OUT} = 4 A V _{FSEL} = 0 V (400kHz)	_	88	_	%	*1		
Efficiency 5	Veff5	PV _{IN} = 12 V V _{OUT} = 1.0 V, I _{OUT} = 4 A V _{FSEL} = OPEN (600kHz)	_	87	_	%	*1		
Efficiency 6	Veff6		—	85	—	%	*1		

Note : *1 : Typical design value

ELECTRICAL CHARACTERISTICS (Continued)

 C_{O} = 22 µF × 3, V_{OUT} Setting = 1.0 V, V_{IN} = A V_{IN} = P V_{IN} = 12 V, Switching Frequency = 600 kHz V_{MODE} = V_{REG} (FCCM), T_{a} = 25 °C ± 2 °C unless otherwise noted.

Parameter	Symbol	Symbol		Limits		Unit	Note
Parameter	Symbol Condition		Min	Тур	Max	Unit	note
DC-DC Characteristics							
Load regulation1	VLOA1	I_{OUT} = 10 mA to 10 A V _{MODE} = 0 V		2.0	—	%	*1
Load regulation2	Vloa2	I_{OUT} = 10 mA to 10 A V_{MODE} = V_{REG}		1.0	—	%	*1
Line regulation	VLIN	$PV_{IN} = 6 V \text{ to } 28 V$ $V_{MODE} = V_{REG}$ $I_{OUT} = 2.0 \text{ A}$	—	0.1	0.3	%/V	
Output ripple voltage 1	V _{RL1}	I _{OUT} = 10 mA V _{MODE} = 0 V	_	30	—	mV [p-p]	*1
Output ripple voltage 2	V _{RL2}	I _{OUT} = 10 mA V _{MODE} = V _{REG}		15	—	mV [p-p]	*1
Output ripple voltage 3	VRL3	I _{OUT} = 5 A V _{MODE} = V _{REG}	—	10	_	mV [p-p]	*1
Load transient response 1	ΔV_{TR1}	I_{OUT} = 100 mA to 5 A Δt = 0.5 A / µs V_{MODE} = 0 V or V_{REG}		15	_	mV	*1
Load transient response 2	ΔV_{TR2}	$I_{OUT} = 5 \text{ A to } 100 \text{ mA}$ $\Delta t = 0.5 \text{ A} / \mu \text{s}$ $V_{MODE} = 0 \text{ V or } V_{REG}$	_	20	_	mV	*1
Minimum Input and output voltage difference	V _{DIFF}	V _{DIFF} = V _{IN} - V _{OUT}	_	2.5	_	V	*1

Note : *1 : Typical design value

ELECTRICAL CHARACTERISTICS (Continued)

 C_{O} = 22 µF × 3, V_{OUT} Setting = 1.0 V, V_{IN} = A V_{IN} = P V_{IN} = 12 V, Switching Frequency = 600 kHz V_{MODE} = V_{REG} (FCCM), T_{a} = 25 °C ± 2 °C unless otherwise noted.


Deventer	Quimehal	Condition		Limits		Linit	Nata
Parameter	Symbol Condition		Min	Тур Мах		Unit	Note
Protection							
DC-DC Over Current Protection Limit 1	ILMT1	OCPCNT=OPEN	—	13	—	A	*1
DC-DC Over Current Protection Limit 2	ILMT2	OCPCNT=220 kΩ	_	11.5	_	A	*1
DC-DC Over Current Protection Limit 3	Іімтз	OCPCNT=100 kΩ	_	10	_	А	*1
Thermal Shut Down (TSD) Threshold	T _{tsdth}	_	_	130	_	°C	*1
Thermal Shut Down (TSD) Hysteresis	T _{TSDHYS}	_	_	30	_	°C	*1
Soft-Start Timing							
SS Charge Current	Isschg	V _{SS} = 0.3 V	1	2	4	μA	—
SS Discharge Resistance (Shut-down)	Rssdis	V _{EN} = 0 V		5	10	kΩ	_
Switching Frequency Adjustment	Switching Frequency Adjustment						
DC-DC Switching Frequency 1	Fsw1	I _{OUT} = 4 A, V _{FSEL} = 0 V		400		kHz	*1
DC-DC Switching Frequency 2	Fsw2	I _{OUT} = 4 A, V _{FSEL} = OPEN	_	600	_	kHz	*1
DC-DC Switching Frequency 3	Fsw3	I _{OUT} = 4 A, V _{FSEL} = V _{REG}	_	800	_	kHz	*1

Note : *1 : Typical design value



NN31000A

PIN CONFIGURATION



PIN FUNCTIONS

Pin No.	Pin name	Туре	Description
1			
2			
3			
48			
49			
50			
51	VOUT	Output	Output voltage pin
52			
53			
54			
55			
56			
57			

Note : Detailed pin descriptions are provided in the OPERATION and APPLICATION INFORMATION section.

PIN FUNCTIONS (Continued)

Pin No.	Pin name	Туре	Description
4			
5			
6	PGND	Ground	Ground pin for Power MOSFET * Pin No. 47 : recommended settings – no connection
7			Fin No. 47 . recommended settings – no connection
47			
8			
9			
10			
11			
12		Power	Power supply pin for Power MOSFET
13	PVIN	supply	Recommended rise time (time to reach 90 $\%$ of set value) setting is
14			greater than or equal to 10 μ s and less than or equal to 1 s.
15			
16			
17			
18			
19			
20			Power MOSFET output pin
21			An inductor is connected and switching operation is carried out
22	LX	Output	between V_{IN} and GND.
23			* Pin No. 19 to 25 : recommended settings – no connection
24			
25			
26 27	LX_S	Output	Power MOSFET output sense pin * Pin No. 26 to 27 : recommended settings – no connection
27			
28 29		_	High side Power MOSFET gate driver pin Bootstrap operation is carried out in order to drive the gate voltage of High
	BST	Output	side Power MOSFET.
30			* Pin No. 28 to 30 : recommended settings – no connection
31	NC	-	Non Connection pin
32			
39	AGND	Ground	Ground pin
45			
33	AVIN	Power supply	Power supply pin Recommended rise time (time to reach 90 % of set value) setting is greater than or equal to 10 μs and less than or equal to 1 s.
34	EN	Input	ON / OFF control pin DC-DC is stopped at Low level input, and it is started at High level input.

Note : Detailed pin descriptions are provided in the OPERATION and APPLICATION INFORMATION section.


PIN FUNCTIONS (Continued)

Pin No.	Pin name	Туре	Description
35	FSEL	Input	Frequency select pin This is set to 400 kHz at Low level input, 800 kHz at High level input, and 600 kHz at open.
36	MODE	Input	Skip (discontinuous) mode / FCCM (Forced Continuous Conduction Mode) select pin Skip mode is set at Low level input, FCCM is set at High level input.
37	PRTCNT	Input	Protection Control Set pin for Latch mode / Auto recovery mode during OVD / SCP operations
38	VREG	Output	LDO output pin This is Output pin of Power supply (LDO) for internal control circuit.
40	OCPCNT	Input	Programmable over-current protection. Connected resistor on this pin will adjust the over-current protection threshold.
41	PGOOD	Output	Power good open drain pin A pull up resistor between PGOOD and V _{REG} terminal is necessary. Output is low during Over or Under Voltage Detection conditions.
42	SS	Output	Soft start capacitor connect pin The output voltage at a start up is smoothly controlled by adjusting Soft Start time. Please connect capacitor between SS and GND.
43 44	VFB	Input	Comparator negative input pin / 1.0 V, 3.3 V output voltage select pin VFB terminal voltage is regulated to REF output (internal reference voltage). Since VFB is a high impedance terminal, it should not be routed near other noisy path (LX, BST, etc.)
46	VOUTM	Input	Routing path should be kept as short as possible.Output voltage sense pin Switching frequency is controlled by monitoring output voltage. This pin is also used as Feedback pin during internal feedback function.
58	VOUT	Output	Voltage output pin for heat radiation
59	PGND	Ground	Ground pin of Power MOSFET for heat radiation
60	PVIN	Power supply	Power supply pin for heat radiation
61	LX	Output	Power MOSFET output pin for heat radiation
62	AGND	Ground	Ground pin for heat radiation

Note : Detailed pin descriptions are provided in the OPERATION and APPLICATION INFORMATION section.



FUNCTIONAL BLOCK DIAGRAM




Note : This block diagram is for explaining functions. Part of the block diagram may be omitted, or it may be simplified.

OPERATION

1. Protection

(1) Output Over-Current Protection (OCP) function And Short-Circuit Protection (SCP) function

 The Over Current Protection is activated at about 13 A (Typ.) when OCPCNT pin is set to open. This device uses pulse – by – pulse valley current protection method. When the low side MOSFET is turned on, the voltage across the drain and source is monitored which is proportional to the inductor current. The high side MOSFET is only allowed to turn on when the current flowing in the low side MOSFET falls below the OCP level. Hence, during the OCP, the output voltage continues to drop at the specified current.



Output current [A] Figure : OCP and SCP Operation

Note: PRTCNT = V_{REG} (SCP latch off mode)

- 2) The Over Current Protection threshold level can be programmed by connecting a pull down resistor at OCPCNT pin. The value of the resistor connected between OCPCNT pin and ground will determine the OCP threshold level.
 - Note: The OCP level is fixed to around 0.7 A when OCPCNT pin is connected to Ground.

OCP level (typ)	OCPCNT resistor
13 A	OPEN (more than $1M\Omega$)
11.5 A	220 k Ω
10 A	100 kΩ

Table : OCP threshold level

The accuracy of OCP level is around \pm 20 % of the typical value in the above table.

OCP level with resistor at OCPCNT pin ($\rm R_{\rm OCP}$) can be calculated by the following approximate equation.

$$OCP \, level[A] = 13 - \frac{315}{R_{OCP}[k\Omega]}$$

Note: R_{OCP} is recommended to be more than 100 k Ω .

3) The Short-Circuit Protection function is implemented when the output voltage decreases and the VFB pin reaches to about 60 % of the set voltage of 0.6 V. If the VFB voltage stays below 70 % of 0.6 V for more than 250 µs after SCP triggers, both high side and low side MOSFET will be turned off and the output will be discharged by internal MOS transistor. (The above operation after SCP triggered is at latch off mode. The details are described in the next page)

(2) Output Over Voltage Detection

If the VFB pin voltage exceeds 115 % of a predetermined value (0.6 V) and lasts more than 10ns, overvoltage detection will be triggered and PGOOD pin will be pulled down. Furthermore, in an overvoltage condition, high side and low side MOSFETs are turned off to stop PWM operation. If the VFB pin voltage drops below 110 % of the predetermined value (0.6 V) within 2 ms after overvoltage detection triggers, PGOOD pin will be pulled up again and PWM operation will resume. Otherwise, IC is transferred to latch off state and the output will be discharged by internal MOS transistor. (The above operation after OVD triggered is at latch off mode. The details are described in the next page)




Figure : OVD Operation Note: PRTCNT = V_{REG} (OVD latch off mode)

(3) Output discharging function

When EN is low, the output is discharged by an internal MOSFET transistor.

When EN is high, if the controller is turned off either by Under Voltage Lock Out (UVLO), Over Voltage Detection (OVD) or Short Circuit Protection (SCP), the output is discharged by an internal MOSFET transistor. The ON-resistance of the internal MOSFET transistor is about 35 Ω .

NN31000A



OPERATION (Continued)

1. Protection (Continued)


(4) Protection control (PRTCNT) function


The IC turn-off operation after Over Voltage Detection and Short Circuit Protection can be programmed by PRTCNT pin voltage. Changing the input level of PRTCNT will select Latch off and Auto recovery mode for OVD and SCP operations. The following table and figures represents detailed explanation of this function.


After latch off detection, power reset or EN pin reset is necessary to activate the device again.


PRTCNT	OVD operation	SCP operation
L	Auto recovery	
OPEN	Latch off	Auto recovery
V _{REG}	Latch off	

Table : PRTCNT pin threshold level and protection mode














PRTCNT = V_{REG} : Latch off case

NN31000A



OPERATION (Continued)

1. Protection (Continued)

(5) Output Under Voltage Detection (UVD)

During normal operation, if output voltage drops and VFB pin voltage reaches 85 % of its set value (0.6 V), the internal MOSFET connected to PGOOD pin, will turn on and the voltage of PGOOD will be set to low. If the output voltage returns to 90 % of its set value (0.6 V) prior to triggering short-circuit-protection, the MOSFET connected to PGOOD pin will turn off and PGOOD voltage will become high again after 1 ms delay.




Figure : UVD Operation

(6) Thermal Shut Down (TSD)

When the IC internal temperature becomes more than about 130 $^\circ\text{C},$ TSD operates and DC-DC turns off.

2. Pin Setting

(1) Operating MODE Setting

The IC can operate at two different modes : Skip (discontinuous) mode and Forced Continuous Conduction Mode (FCCM).

In Skip mode, the IC is working under pulse skipping mechanism to improve efficiency at light load condition. In FCCM, the IC is working at fixed frequency to avoid EMI issues.

The operating mode can be set by MODE pin as follows.

MODE pin	Mode	
L	Skip mode	
V _{REG}	FCCM	

(2) Switching Frequency Setting

The IC can operate at three different frequencies : 400 kHz, 600kHz and 800 kHz.

The Switching Frequency can be set by FSEL pin as indicated in the table below.

FSEL pin	Frequency [kHz]	
L	400	
OPEN	600	
V _{REG}	800	

Switching frequency is recommended to be determined so that the inductor current amplitude becomes less than 40% of the maximum load current.

Inductor current amplitude is calculated by the following equation ;

Inductor Current Amplitude[A] =
$$\frac{V_{OUT}(V_{IN} - V_{OUT})}{V_{IN}} \times \frac{1000}{F_{sw}[kHz]}$$

For example, under V_{IN} = 12 V condition and maximum load current is 10 A, switching frequency is recommended to be set as follows depending on V_{OUT}.

 $V_{OUT} = 1.0V : 400, 600, 800 \text{ kHz}$ $V_{OUT} = 1.8V : 400, 600, 800 \text{ kHz}$ $V_{OUT} = 3.3V : 600, 800 \text{ kHz}$ $V_{OUT} = 5.0V : 800 \text{ kHz}$




OPERATION (Continued)

3. Output Voltage Setting

(1) Output Voltage setting by external resistor

The Output Voltage can be set by external resistance of FB pin, and its calculation is as follows. Below resistors are recommended for following popular output voltage



V _{OUT} [V]	R _{FB1} [Ω]	R _{FB2} [Ω]
5.0	11 k	1.5 k
3.3	4.5 k	1 k
1.8	2 k	1 k
1.2	1 k	1 k
1.0	1 k	1.5 k

VFB comparator threshold is adjusted to \pm 1 %, but the actual output voltage accuracy becomes more than \pm 1 % due to the influence from the circuits other than VFB comparator.

In the case of VOUT Setting = 1.0 V, the actual output voltage accuracy becomes \pm 1.5 %.

(V_{IN} = 12 V, I_{OUT} = 5 A, Fsw = 600 kHz, FCCM).

(2) Built-in Feed Back Resistors for 1.0 V / 3.3 V

NN31000A has built-in feedback resistors for 1.0 V and 3.3 V output voltage.

When the UVLO delay (internal) signal changes from Low to High (UVLO release), depending on the state of FB pin, the output voltage can be configured as follows :

Table : Output voltage setting		
VFB voltage [V]	Output voltage [V]	
V _{REG}	3.3 V	
OPEN	1.0 V	
Resistor divider	Adjustable between	
	0.6 V and 5.5 V	




Figure : Timing chart of output voltage setting



NN31000A

OPERATION (Continued)

4. Soft Start Setting

Soft Start function maintains the smooth control of the output voltage during start up by adjusting soft start time. When the EN pin becomes High, the current (2 μ A) begin to charge toward the external capacitor (Css) of SS pin, and the voltage of SS pin increases straightly. Because the voltage of VFB pin is controlled by the voltage of SS pin during start up, the voltage of VFB increase straightly to the regulation voltage (0.6 V) together with the voltage of SS pin and keep the regulation voltage after that. On the other hand, the voltage of SS pin increase to about 2.8 V and keep the voltage. The calculation of Soft Start Time is as follows.

Soft Start Time(s) =
$$\frac{0.6}{2\mu} \times Css$$

When Css is set at 4.7nF, soft-start time is Approximately 1.5 ms in 1.0 V setting.




Figure : Soft Start Operation



NN31000A

OPERATION (Continued)

5. Start Up / Shut Down Settings

The Start up / Shut down is enabled by the EN pin. The EN pin can be set by either applying voltage from an external voltage source or through a resistor connected to the AVIN pin.

Case 1 : Setting up the EN pin using an external voltage source. When an external voltage source is used, the EN pin input voltage (V_{ENH}, V_{ENL}) should satisfy the conditions as defined in the electrical characteristics.




Figure : Internal circuit with EN pin

Case 2 : Setting up the EN pin through a resistor connected to AVIN pin. When setting up the EN pin through a resistor connected to the AVIN pin, refer to the following equation to calculate the optimal resistor settings.

[Equation]

$$\begin{array}{ll} \displaystyle \frac{AV_{\text{IN}}-V_{\text{dMIN}}}{\text{Id}} < R_{\text{EN1}} < \displaystyle \frac{(AV_{\text{IN}}-V_{\text{ENH}}) \times R_{\text{EN2MIN}}}{V_{\text{ENH}}} \\ \\ \displaystyle R_{\text{EN1}} & : \text{pull up resistor of EN pin} \\ \displaystyle AV_{\text{IN}} & : \text{input voltage} \\ \displaystyle V_{\text{dMIN}} & : \text{minimum internal zener diode voltage} \\ & & (5.4 \text{ V}) \\ \\ \displaystyle \text{Id} & : \text{internal zener diode current (100 μA $)} \end{array}$$

V_{ENH} : EN pin high level input voltage (1.5 V to 5 V)

 $R_{\text{EN2MIN}}\,$: minimum pull down resistor (500 k $\!\Omega$)

 $[Example (AV_{IN} = 12 V, V_{ENH} = 5 V)]$

66 kΩ <
$$R_{EN1}$$
 < 700 kΩ





Figure : Internal circuit with EN pin



TYPICAL CHARACTERISTICS CURVES

1. Output Ripple Voltage

Condition : V_{IN} = 12 V, V_{OUT} Setting = 1.0 V, Switching Frequency = 600 kHz, FCCM, $C_0 = 66 \ \mu F \ (22 \ \mu F \ x \ 3)$






TYPICAL CHARACTERISTICS CURVES (Continued)

1. Output Ripple Voltage (Continued)

Condition : V_{IN} = 12 V, V_{OUT} Setting = 1.0 V, Switching Frequency = 600 kHz, Skip mode, C₀ = 66 μ F (22 μ F x 3)







TYPICAL CHARACTERISTICS CURVES (Continued)

2. Load Transient Response

Condition : V_{IN} = 12 V, V_{OUT} Setting = 1.0 V, Switching Frequency = 600 kHz, FCCM, $C_0 = 66 \ \mu F (22 \ \mu F x 3), I_{OUT} = 0.1 A \text{ to } 5 \text{ A} (0.5 \text{ A} / \mu \text{s})$




Condition : V_{IN} = 12 V, V_{OUT} Setting = 1.0 V, Switching Frequency = 600 kHz, Skip mode, C_0 = 66 µF (22 µF x 3), I_{OUT} = 0.1 A to 5 A (0.5 A / µs)




TYPICAL CHARACTERISTICS CURVES (Continued)

3. Efficiency





Condition : V_{IN} = 12 V, V_{OUT} Setting = 3.3 V, Switching Frequency = 600 / 800 kHz, FCCM / Skip mode, C_0 = 66 µF (22 µF x 3)







TYPICAL CHARACTERISTICS CURVES (Continued)

4. Load Regulation

Condition : V_{IN} = 12 V, V_{OUT} Setting = 1.0 V, Switching Frequency = 600 kHz, FCCM, C_0 = 66 µF (22 µF x 3) **DCDC Load REG at FCCM**






1.10 1.05 VOUT (V) 1.00 0.95 0.90 0.0 <u>.</u> 2.0 3.0 4.0 6.0 7.0 5.0 8.0 9.0 10.0 IOUT (A)

DCDC Load REG at Skip Mode

TYPICAL CHARACTERISTICS CURVES (Continued)


5. Line Regulation

Condition : I_{OUT} = 2 A, V_{OUT} Setting = 1.0 V, Switching Frequency = 600 kHz, FCCM, C_0 = 66 μ F (22 μ F x 3)



Line Regulation FCCM

Condition : I_{OUT} = 2 A, V_{OUT} Setting = 1.0 V, Switching Frequency = 600 kHz, Skip mode, C_0 = 66 µF (22 µF x 3)



Line Regulation Skip Mode

Established : 2014-07-03 Revised : ####-##-##




TYPICAL CHARACTERISTICS CURVES (Continued)


6. Start-up

Condition : V_{IN} = 12 V, V_{OUT} Setting = 1.0 V, I_{OUT} = 0 A, Switching Frequency = 600 kHz, FCCM, C_0 = 66 µF (22 µF x 3)

EN = Low to High



EN = High to Low



TIME (10 ms/div)