



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# nRF52840 Objective Product Specification v0.5.1

Key features	Applications
<ul style="list-style-type: none"> <li>• <i>Bluetooth</i>® 5, IEEE 802.15.4-2006, 2.4 GHz transceiver               <ul style="list-style-type: none"> <li>• -95 dBm sensitivity in 1 Mbps <i>Bluetooth</i>® low energy (BLE) mode</li> <li>• -103 dBm sensitivity in 125 kbps BLE mode (long range)</li> <li>• +8 dBm TX power (down to -20 dBm in 4 dB steps)</li> <li>• On-air compatible with nRF52, nRF51, nRF24L and nRF24AP Series</li> <li>• Supported data rates:                   <ul style="list-style-type: none"> <li>• <i>Bluetooth</i> 5: 2 Mbps, 1 Mbps, 500 kbps, 125 kbps</li> <li>• IEEE 802.15.4-2006: 250 kbps</li> <li>• Proprietary 2.4 GHz: 2 Mbps, 1 Mbps</li> </ul> </li> <li>• Single-ended antenna output (on-chip balun)</li> <li>• 4.9 mA peak current in TX (0 dBm)</li> <li>• 4.8 mA peak current in RX</li> <li>• RSSI (1 dB resolution)</li> </ul> </li> <li>• ARM® Cortex®-M4 32-bit processor with FPU, 64 MHz               <ul style="list-style-type: none"> <li>• 212 EEMBC CoreMark® score running from flash memory</li> <li>• 56 µA/MHz running from flash memory</li> <li>• Watchpoint and trace debug modules (DWT, ETM and ITM)</li> <li>• Serial wire debug (SWD)</li> </ul> </li> <li>• Flexible power management               <ul style="list-style-type: none"> <li>• Supply voltage range 1.7 V to 5.5 V</li> <li>• On-chip DC/DC and LDO regulators with automated low current modes</li> <li>• Regulated supply for external components from 1.8 V to 3.3 V</li> <li>• Automated peripheral power management</li> <li>• Fast wake-up using 64 MHz internal oscillator</li> <li>• 0.4 µA at 3 V in OFF mode, no RAM retention</li> <li>• 1.3 µA at 3 V in ON mode, no RAM retention, wake on RTC</li> </ul> </li> <li>• Memory               <ul style="list-style-type: none"> <li>• 1 MB flash/256 kB RAM</li> </ul> </li> <li>• HW accelerated security               <ul style="list-style-type: none"> <li>• ARM® TrustZone® Cryptocell 310 cryptographic accelerator</li> <li>• 128 bit AES/ECB/CCM/AAR co-processor (on-the-fly packet encryption)</li> </ul> </li> <li>• Advanced on-chip interfaces               <ul style="list-style-type: none"> <li>• USB 2.0 full speed (12 Mbps) controller</li> <li>• QSPI 32 MHz interface</li> <li>• High speed 32 MHz SPI</li> <li>• Type 2 near field communication (NFC-A) tag with wake-on field                   <ul style="list-style-type: none"> <li>• Touch-to-pair support</li> </ul> </li> <li>• Programmable peripheral interconnect (PPI)</li> <li>• 48 general purpose I/O pins</li> <li>• EasyDMA automated data transfer without CPU processing on peripherals</li> </ul> </li> <li>• Nordic SoftDevice ready and with support for concurrent multi-protocol</li> <li>• 12-bit, 200 ksps ADC - 8 configurable channels with programmable gain</li> <li>• 64 level comparator</li> <li>• 15 level low-power comparator with wake-up from System OFF mode</li> <li>• Temperature sensor</li> <li>• 4x 4-channel pulse width modulator (PWM) units with EasyDMA</li> <li>• Audio peripherals: I2S, digital microphone interface (PDM)</li> <li>• 5x 32-bit timers with counter mode</li> <li>• Up to 4x SPI masters/3x SPI slaves with EasyDMA</li> <li>• Up to 2x I2C compatible 2-wire masters/slaves</li> <li>• 2x UART (CTS/RTS) with EasyDMA</li> <li>• Quadrature decoder (QDEC)</li> <li>• 3x real-time counters (RTC)</li> <li>• Package variants               <ul style="list-style-type: none"> <li>• AQFN73 package, 7 × 7 mm</li> </ul> </li> </ul>	<ul style="list-style-type: none"> <li>• Advanced computer peripherals and I/O devices               <ul style="list-style-type: none"> <li>• Mouse</li> <li>• Keyboard</li> <li>• Multi-touch trackpad</li> </ul> </li> <li>• Advanced wearables               <ul style="list-style-type: none"> <li>• Health/fitness sensor and monitor devices</li> <li>• Wireless payment enabled devices</li> </ul> </li> <li>• Internet of things (IoT)               <ul style="list-style-type: none"> <li>• Smart home sensors and controllers</li> <li>• Industrial IoT sensors and controllers</li> </ul> </li> <li>• Interactive entertainment devices               <ul style="list-style-type: none"> <li>• Remote controls</li> <li>• Gaming controllers</li> </ul> </li> </ul>

All rights reserved.

Reproduction in whole or in part is prohibited without the prior written permission of the copyright holder.

2017-07-06

# Contents

<b>1 Revision history.....</b>	<b>9</b>
<b>2 About this document.....</b>	<b>10</b>
2.1 Document naming and status.....	10
2.2 Peripheral naming and abbreviations.....	10
2.3 Register tables.....	10
2.4 Registers.....	11
<b>3 Block diagram.....</b>	<b>12</b>
<b>4 Pin assignments.....</b>	<b>13</b>
4.1 QIAA pin assignments.....	13
<b>5 Absolute maximum ratings.....</b>	<b>16</b>
<b>6 Recommended operating conditions.....</b>	<b>17</b>
<b>7 CPU.....</b>	<b>18</b>
7.1 Floating point interrupt.....	18
7.2 Electrical specification.....	18
7.3 CPU and support module configuration.....	19
<b>8 Memory.....</b>	<b>20</b>
8.1 RAM - Random access memory.....	20
8.2 Flash - Non-volatile memory.....	20
8.3 Memory map.....	21
8.4 Instantiation.....	23
<b>9 AHB multilayer.....</b>	<b>25</b>
<b>10 EasyDMA.....</b>	<b>26</b>
10.1 EasyDMA array list.....	27
<b>11 NVMC — Non-volatile memory controller.....</b>	<b>28</b>
11.1 Writing to flash.....	28
11.2 Erasing a page in flash.....	28
11.3 Writing to user information configuration registers (UICR).....	28
11.4 Erasing user information configuration registers (UICR).....	28
11.5 Erase all.....	29
11.6 Cache.....	29
11.7 Registers.....	29
11.8 Electrical specification.....	32
<b>12 FICR — Factory information configuration registers.....</b>	<b>33</b>
12.1 Registers.....	33
<b>13 UICR — User information configuration registers.....</b>	<b>44</b>
13.1 Registers.....	44
<b>14 Peripheral interface.....</b>	<b>59</b>
14.1 Peripheral ID.....	59
14.2 Peripherals with shared ID.....	59
14.3 Peripheral registers.....	60
14.4 Bit set and clear.....	60
14.5 Tasks.....	60
14.6 Events.....	60
14.7 Shortcuts.....	61
14.8 Interrupts.....	61
<b>15 Debug and trace.....</b>	<b>62</b>
15.1 DAP - Debug access port.....	62
15.2 CTRL-AP - Control access port.....	63
15.3 Debug interface mode.....	64

15.4 Real-time debug.....	65
15.5 Trace.....	65
<b>16 POWER — Power supply.....</b>	<b>66</b>
16.1 Main supply.....	66
16.2 USB supply.....	71
16.3 System OFF mode.....	72
16.4 System ON mode.....	73
16.5 RAM power control.....	73
16.6 Reset.....	73
16.7 Retained registers.....	74
16.8 Reset behavior.....	74
16.9 Registers.....	75
16.10 Electrical specification.....	138
<b>17 CLOCK — Clock control.....</b>	<b>141</b>
17.1 HFCLK clock controller.....	141
17.2 LFCLK clock controller.....	143
17.3 Registers.....	145
17.4 Electrical specification.....	150
<b>18 Power and clock management.....</b>	<b>152</b>
18.1 Current consumption scenarios.....	152
<b>19 GPIO — General purpose input/output.....</b>	<b>154</b>
19.1 Pin configuration.....	154
19.2 GPIO located near the RADIO.....	156
19.3 Registers.....	156
19.4 Electrical specification.....	197
<b>20 GPIOTE — GPIO tasks and events.....</b>	<b>200</b>
20.1 Pin events and tasks.....	200
20.2 Port event.....	201
20.3 Tasks and events pin configuration.....	201
20.4 Registers.....	201
20.5 Electrical specification.....	211
<b>21 PPI — Programmable peripheral interconnect.....</b>	<b>212</b>
21.1 Pre-programmed channels.....	213
21.2 Registers.....	213
<b>22 RADIO — 2.4 GHz Radio.....</b>	<b>249</b>
22.1 Packet configuration.....	249
22.2 Address configuration.....	250
22.3 Data whitening.....	251
22.4 CRC.....	251
22.5 Radio states.....	252
22.6 Transmit sequence.....	253
22.7 Receive sequence.....	254
22.8 Received Signal Strength Indicator (RSSI).....	256
22.9 Interframe spacing.....	256
22.10 Device address match.....	257
22.11 Bit counter.....	257
22.12 IEEE 802.15.4 Operation.....	258
22.13 EasyDMA.....	265
22.14 Registers.....	266
22.15 Electrical specification.....	287
<b>23 TIMER — Timer/counter.....</b>	<b>292</b>
23.1 Capture.....	293
23.2 Compare.....	293
23.3 Task delays.....	293
23.4 Task priority.....	293
23.5 Registers.....	293
23.6 Electrical specification.....	299

<b>24 RTC — Real-time counter.....</b>	<b>300</b>
24.1 Clock source.....	300
24.2 Resolution versus overflow and the PRESCALER.....	300
24.3 COUNTER register.....	301
24.4 Overflow features.....	301
24.5 TICK event.....	301
24.6 Event control feature.....	302
24.7 Compare feature.....	302
24.8 TASK and EVENT jitter/delay.....	304
24.9 Reading the COUNTER register.....	306
24.10 Registers.....	306
24.11 Electrical specification.....	312
<b>25 RNG — Random number generator.....</b>	<b>313</b>
25.1 Bias correction.....	313
25.2 Speed.....	313
25.3 Registers.....	313
25.4 Electrical specification.....	315
<b>26 TEMP — Temperature sensor.....</b>	<b>316</b>
26.1 Registers.....	316
26.2 Electrical specification.....	321
<b>27 ECB — AES electronic codebook mode encryption.....</b>	<b>322</b>
27.1 Shared resources.....	322
27.2 EasyDMA.....	322
27.3 ECB data structure.....	322
27.4 Registers.....	323
27.5 Electrical specification.....	324
<b>28 CCM — AES CCM mode encryption.....</b>	<b>325</b>
28.1 Shared resources.....	325
28.2 Key-stream generation.....	325
28.3 Encryption.....	326
28.4 Decryption.....	326
28.5 AES CCM and RADIO concurrent operation.....	327
28.6 Encrypting packets on-the-fly in radio transmit mode.....	327
28.7 Decrypting packets on-the-fly in radio receive mode.....	328
28.8 CCM data structure.....	329
28.9 EasyDMA and ERROR event.....	330
28.10 Registers.....	330
28.11 Electrical specification.....	334
<b>29 AAR — Accelerated address resolver.....</b>	<b>335</b>
29.1 Shared resources.....	335
29.2 EasyDMA.....	335
29.3 Resolving a resolvable address.....	335
29.4 Use case example for chaining RADIO packet reception with address resolution using AAR.....	336
29.5 IRK data structure.....	336
29.6 Registers.....	337
29.7 Electrical specification.....	339
<b>30 SPIM — Serial peripheral interface master with EasyDMA.....</b>	<b>340</b>
30.1 SPI master transaction sequence.....	340
30.2 D/CX functionality.....	341
30.3 Pin configuration.....	342
30.4 Shared resources.....	342
30.5 EasyDMA.....	342
30.6 Low power.....	344
30.7 Registers.....	344
30.8 Electrical specification.....	352
<b>31 SPIS — Serial peripheral interface slave with EasyDMA.....</b>	<b>354</b>

31.1 Shared resources.....	354
31.2 EasyDMA.....	354
31.3 SPI slave operation.....	355
31.4 Pin configuration.....	356
31.5 Registers.....	357
31.6 Electrical specification.....	365
<b>32 TWIM — I<sup>2</sup>C compatible two-wire interface master with EasyDMA.....</b>	<b>367</b>
32.1 Shared resources.....	368
32.2 EasyDMA.....	368
32.3 Master write sequence.....	368
32.4 Master read sequence.....	369
32.5 Master repeated start sequence.....	370
32.6 Low power.....	371
32.7 Master mode pin configuration.....	371
32.8 Registers.....	371
32.9 Electrical specification.....	378
32.10 Pullup resistor.....	379
<b>33 TWIS — I<sup>2</sup>C compatible two-wire interface slave with EasyDMA.....</b>	<b>380</b>
33.1 Shared resources.....	382
33.2 EasyDMA.....	382
33.3 TWI slave responding to a read command.....	382
33.4 TWI slave responding to a write command.....	383
33.5 Master repeated start sequence.....	384
33.6 Terminating an ongoing TWI transaction.....	385
33.7 Low power.....	385
33.8 Slave mode pin configuration.....	385
33.9 Registers.....	386
33.10 Electrical specification.....	392
<b>34 UARTE — Universal asynchronous receiver/transmitter with EasyDMA....</b>	<b>394</b>
34.1 Shared resources.....	394
34.2 EasyDMA.....	394
34.3 Transmission.....	395
34.4 Reception.....	395
34.5 Error conditions.....	397
34.6 Using the UARTE without flow control.....	397
34.7 Parity and stop bit configuration.....	397
34.8 Low power.....	398
34.9 Pin configuration.....	398
34.10 Registers.....	398
34.11 Electrical specification.....	407
<b>35 QDEC — Quadrature decoder.....</b>	<b>408</b>
35.1 Sampling and decoding.....	408
35.2 LED output.....	409
35.3 Debounce filters.....	409
35.4 Accumulators.....	410
35.5 Output/input pins.....	410
35.6 Pin configuration.....	410
35.7 Registers.....	411
35.8 Electrical specification.....	417
<b>36 SAADC — Successive approximation analog-to-digital converter.....</b>	<b>418</b>
36.1 Shared resources.....	418
36.2 Overview.....	418
36.3 Digital output.....	419
36.4 Analog inputs and channels.....	420
36.5 Operation modes.....	420
36.6 EasyDMA.....	422
36.7 Resistor ladder.....	423
36.8 Reference.....	424

36.9 Acquisition time.....	424
36.10 Limits event monitoring.....	425
36.11 Registers.....	426
36.12 Electrical specification.....	450
36.13 Performance factors.....	452
<b>37 COMP — Comparator.....</b>	<b>453</b>
37.1 Differential mode.....	454
37.2 Single-ended mode.....	455
37.3 Registers.....	457
37.4 Electrical specification.....	462
<b>38 LPCOMP — Low power comparator.....</b>	<b>463</b>
38.1 Shared resources.....	464
38.2 Pin configuration.....	464
38.3 Registers.....	465
38.4 Electrical specification.....	469
<b>39 WDT — Watchdog timer.....</b>	<b>470</b>
39.1 Reload criteria.....	470
39.2 Temporarily pausing the watchdog.....	470
39.3 Watchdog reset.....	470
39.4 Registers.....	471
39.5 Electrical specification.....	475
<b>40 SWI — Software interrupts.....</b>	<b>476</b>
40.1 Registers.....	476
<b>41 NFCT — Near field communication tag.....</b>	<b>477</b>
41.1 Overview.....	477
41.2 Operating states.....	479
41.3 Pin configuration.....	480
41.4 EasyDMA.....	480
41.5 Frame assembler.....	481
41.6 Frame disassembler.....	482
41.7 Frame timing controller.....	483
41.8 Collision resolution.....	484
41.9 Antenna interface.....	485
41.10 NFCT antenna recommendations.....	485
41.11 Battery protection.....	486
41.12 References.....	486
41.13 Registers.....	486
41.14 Electrical specification.....	498
<b>42 PDM — Pulse density modulation interface.....</b>	<b>499</b>
42.1 Master clock generator.....	499
42.2 Module operation.....	499
42.3 Decimation filter.....	500
42.4 EasyDMA.....	500
42.5 Hardware example.....	501
42.6 Pin configuration.....	501
42.7 Registers.....	502
42.8 Electrical specification.....	507
<b>43 I<sup>2</sup>S — Inter-IC sound interface.....</b>	<b>508</b>
43.1 Mode.....	508
43.2 Transmitting and receiving.....	508
43.3 Left right clock (LRCK).....	509
43.4 Serial clock (SCK).....	509
43.5 Master clock (MCK).....	510
43.6 Width, alignment and format.....	510
43.7 EasyDMA.....	512

43.8	Module operation.....	514
43.9	Pin configuration.....	515
43.10	Registers.....	516
43.11	Electrical specification.....	523
<b>44</b>	<b>MWU — Memory watch unit.....</b>	<b>524</b>
44.1	Registers.....	524
<b>45</b>	<b>EGU — Event generator unit.....</b>	<b>551</b>
45.1	Registers.....	551
45.2	Electrical specification.....	557
<b>46</b>	<b>PWM — Pulse width modulation.....</b>	<b>558</b>
46.1	Wave counter.....	558
46.2	Decoder with EasyDMA.....	561
46.3	Limitations.....	566
46.4	Pin configuration.....	566
46.5	Registers.....	567
46.6	Electrical specification.....	575
<b>47</b>	<b>SPI — Serial peripheral interface master.....</b>	<b>576</b>
47.1	Functional description.....	576
47.2	Registers.....	579
47.3	Electrical specification.....	582
<b>48</b>	<b>TWI — I<sup>2</sup>C compatible two-wire interface.....</b>	<b>583</b>
48.1	Functional description.....	583
48.2	Master mode pin configuration.....	583
48.3	Shared resources.....	584
48.4	Master write sequence.....	584
48.5	Master read sequence.....	585
48.6	Master repeated start sequence.....	586
48.7	Low power.....	587
48.8	Registers.....	587
48.9	Electrical specification.....	591
<b>49</b>	<b>UART — Universal asynchronous receiver/transmitter.....</b>	<b>593</b>
49.1	Functional description.....	593
49.2	Pin configuration.....	593
49.3	Shared resources.....	594
49.4	Transmission.....	594
49.5	Reception.....	594
49.6	Suspending the UART.....	595
49.7	Error conditions.....	595
49.8	Using the UART without flow control.....	596
49.9	Parity configuration.....	596
49.10	Registers.....	596
49.11	Electrical specification.....	601
<b>50</b>	<b>ACL — Access control lists.....</b>	<b>602</b>
50.1	Registers.....	603
<b>51</b>	<b>USB — Universal serial bus device.....</b>	<b>611</b>
51.1	USB device states.....	611
51.2	USB terminology.....	612
51.3	USB pins.....	613
51.4	USB start-up sequence.....	613
51.5	USB pull-up.....	614
51.6	USB reset.....	614
51.7	USB suspend and resume.....	615
51.8	EasyDMA.....	616
51.9	Control transfers.....	617
51.10	Bulk and interrupt transactions.....	620
51.11	Isochronous transactions.....	622
51.12	USB register access limitations.....	624

51.13 Registers.....	625
51.14 Electrical specification.....	662
<b>52 QSPI — Quad serial peripheral interface.....</b>	<b>663</b>
52.1 Configuring peripheral.....	663
52.2 Write operation.....	664
52.3 Read operation.....	664
52.4 Erase operation.....	664
52.5 Execute in place.....	664
52.6 Sending custom instructions.....	665
52.7 Deep power-down mode.....	666
52.8 Instruction set.....	666
52.9 Interface description.....	667
52.10 Registers.....	671
52.11 Electrical specification.....	680
<b>53 CRYPTOCELL — ARM TrustZone CryptoCell 310.....</b>	<b>681</b>
53.1 Standards.....	682
53.2 Control interface.....	682
<b>54 Mechanical specifications.....</b>	<b>684</b>
54.1 AQFN73 7 x 7 mm package.....	684
<b>55 Ordering information.....</b>	<b>685</b>
55.1 Package marking.....	685
55.2 Box labels.....	685
55.3 Order code.....	686
55.4 Code ranges and values.....	686
55.5 Product options.....	687
<b>56 Reference circuitry.....</b>	<b>688</b>
56.1 Circuit configuration no. 1.....	688
56.2 Circuit configuration no. 2.....	689
56.3 Circuit configuration no. 3.....	690
56.4 Circuit configuration no. 4.....	692
56.5 Circuit configuration no. 5.....	693
56.6 Circuit configuration no. 6.....	694
56.7 PCB guidelines.....	695
56.8 PCB layout example.....	695
<b>57 Liability disclaimer.....</b>	<b>698</b>
57.1 RoHS and REACH statement.....	698
57.2 Life support applications.....	698

# 1 Revision history

Date	Version	Description
July 2017	0.5.1	<p>The following content is changed in this version:</p> <ul style="list-style-type: none"> <li>• <a href="#">Pin assignments</a> on page 13: Added description for trace pins</li> <li>• <a href="#">CPU</a> on page 18: Improved SysTick timer description</li> <li>• <a href="#">Memory</a> on page 20: Memory map figure updated</li> <li>• <a href="#">AHB multilayer</a> on page 25: Added SPIM3 and updated RAMPRI registers</li> <li>• <a href="#">EasyDMA</a> on page 26: Miscellaneous documentation improvements</li> <li>• <a href="#">UICR — User information configuration registers</a> on page 44: Improved APPROTECT description and added DEBUGCTRL register</li> <li>• <a href="#">SPIM — Serial peripheral interface master with EasyDMA</a> on page 340: Fixed error in mode table and changed the base address of SPIM3</li> <li>• <a href="#">Debug and trace</a> on page 62: Added r_pull parameter for CTRL-AP, in addition to miscellaneous documentation improvements</li> <li>• <a href="#">POWER — Power supply</a> on page 66:           <ul style="list-style-type: none"> <li>• Added clarifications for supplying external circuitry</li> <li>• Improved register descriptions</li> <li>• Removed deprecated RAMON and RAMONB registers</li> <li>• Removed pin reset from CTRL-AP feature</li> <li>• Improved description of POFCON</li> </ul> </li> <li>• <a href="#">CLOCK — Clock control</a> on page 141:           <ul style="list-style-type: none"> <li>• Added HFXO debounce functionality</li> <li>• Changed LFRC accuracy to +- 500 ppm</li> <li>• Improved description in TRACECONFIG register</li> </ul> </li> <li>• <a href="#">RADIO — 2.4 GHz Radio</a> on page 249:           <ul style="list-style-type: none"> <li>• Removed 9 dBm output power option</li> <li>• Updated TX sequence figure</li> <li>• Improved TIFS description</li> <li>• Added PHYEND event</li> <li>• Added PDUSTAT register</li> <li>• Removed 250 kbit/s Nordic proprietary mode</li> <li>• Changed to using term bps instead of sps for data rate in electrical specifications</li> </ul> </li> <li>• <a href="#">SAADC — Successive approximation analog-to-digital converter</a> on page 418: Updated VDD/5 input specification</li> <li>• <a href="#">COMP — Comparator</a> on page 453: REFSEL AREF value changed</li> <li>• <a href="#">PWM — Pulse width modulation</a> on page 558: Changed width of DECODER.LOAD field</li> <li>• <a href="#">PDM — Pulse density modulation interface</a> on page 499: Fixed error in electrical specification units</li> <li>• <a href="#">I2S — Inter-IC sound interface</a> on page 508: PSEL registers PORT field updated</li> <li>• <a href="#">Reference circuitry</a> on page 688: Reference schematics updated and erroneous sentence for VDD/VDDH connection removed</li> <li>• <a href="#">Block diagram</a> on page 12: Miscellaneous improvements</li> </ul>
December 2016	0.5	First release

## 2 About this document

This product specification is organized into chapters based on the modules and peripherals that are available in this IC.

The peripheral descriptions are divided into separate sections that include the following information:

- A detailed functional description of the peripheral
- Register configuration for the peripheral
- Electrical specification tables, containing performance data which apply for the operating conditions described in [Recommended operating conditions](#) on page 17.

### 2.1 Document naming and status

Nordic uses three distinct names for this document, which are reflecting the maturity and the status of the document and its content.

**Table 1: Defined document names**

Document name	Description
Objective Product Specification (OPS)	Applies to document versions up to 0.7.
Preliminary Product Specification (PPS)	This product specification contains target specifications for product development. Applies to document versions 0.7 and up to 1.0.
Product Specification (PS)	This product specification contains preliminary data. Supplementary data may be published from Nordic Semiconductor ASA later. Applies to document versions 1.0 and higher.
	This product specification contains final product specifications. Nordic Semiconductor ASA reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

### 2.2 Peripheral naming and abbreviations

Every peripheral has a unique capitalized name or an abbreviation of its name, e.g. TIMER, used for identification and reference. This name is used in chapter headings and references, and it will appear in the ARM® Cortex® Microcontroller Software Interface Standard (CMSIS) hardware abstraction layer to identify the peripheral.

The peripheral instance name, which is different from the peripheral name, is constructed using the peripheral name followed by a numbered postfix, starting with 0, for example, TIMER0. A postfix is normally only used if a peripheral can be instantiated more than once. The peripheral instance name is also used in the CMSIS to identify the peripheral instance.

### 2.3 Register tables

Individual registers are described using register tables. These tables are built up of two sections. The first three colored rows describe the position and size of the different fields in the register. The following rows describe the fields in more detail.

#### 2.3.1 Fields and values

The **Id (Field Id)** row specifies the bits that belong to the different fields in the register. If a field has enumerated values, then every value will be identified with a unique value id in the **Value Id** column.

A blank space means that the field is reserved and read as undefined, and it also must be written as 0 to secure forward compatibility. If a register is divided into more than one field, a unique field name is specified for each field in the **Field** column. The **Value Id** may be omitted in the single-bit bit fields when values can be substituted with a Boolean type enumerator range, e.g. true/false, disable(d)/enable(d), on/off, and so on.

Values are usually provided as decimal or hexadecimal. Hexadecimal values have a 0x prefix, decimal values have no prefix.

The **Value** column can be populated in the following ways:

- Individual enumerated values, for example 1, 3, 9.
- Range of values, e.g. [0..4], indicating all values from and including 0 and 4.
- Implicit values. If no values are indicated in the **Value** column, all bit combinations are supported, or alternatively the field's translation and limitations are described in the text instead.

If two or more fields are closely related, the **Value Id**, **Value**, and **Description** may be omitted for all but the first field. Subsequent fields will indicate inheritance with '..'.

A feature marked **Deprecated** should not be used for new designs.

## 2.4 Registers

**Table 2: Register Overview**

Register	Offset	Description
DUMMY	0x514	Example of a register controlling a dummy feature

### 2.4.1 DUMMY

Address offset: 0x514

Example of a register controlling a dummy feature

Bit number																															
Id					D	D	D	D					C	C	C					B					A	A					
Reset 0x00050002	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0																														
Id	RW	Field	Value Id	Value	Description																										
A	RW	FIELD_A			Example of a field with several enumerated values																										
			Disabled	0	The example feature is disabled																										
			NormalMode	1	The example feature is enabled in normal mode																										
			ExtendedMode	2	The example feature is enabled along with extra functionality																										
B	RW	FIELD_B			Example of a deprecated field <span style="float: right;">Deprecated</span>																										
			Disabled	0	The override feature is disabled																										
			Enabled	1	The override feature is enabled																										
C	RW	FIELD_C			Example of a field with a valid range of values																										
			ValidRange	[2..7]	Example of allowed values for this field																										
D	RW	FIELD_D			Example of a field with no restriction on the values																										

### 3 Block diagram

This block diagram illustrates the overall system. Arrows with white heads indicate signals that share physical pins with other signals.




Figure 1: Block diagram

## 4 Pin assignments

This section describes the pin assignment and the pin functions.

This device provides flexibility when it comes to routing and configuration of the GPIO pins. However, some pins have recommendations for how the pin should be configured or what it should be used for. See [Table 3: QIAA pin assignments](#) on page 13 for more information about this.

### 4.1 QIAA pin assignments

This section describes the pin assignment and the pin functions.




Figure 2: QIAA pin assignments, top view

Table 3: QIAA pin assignments

Pin	Name	Function	Description	Recommended usage
A8	P0.31	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only.
	AIN7	Analog input	Analog input	
A10	P0.29	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only.
	AIN5	Analog input	Analog input	
A12	P0.02	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only.
	AIN0	Analog input	Analog input	
A14	P1.15	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only.
A16	P1.13	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only.
A18	DEC2	Power	1.3 V regulator supply decoupling (Radio supply)	
A20	P1.10	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only.
A22	VDD	Power	Power supply	
A23	XC2	Analog input	Connection for 32 MHz crystal.	
B1	VDD	Power	Power supply	
B3	DCC	Power	DC/DC converter output	

Pin	Name	Function	Description	Recommended usage
B5	DEC4	Power	1.3 V regulator supply decoupling	
B7	VSS	Power	Ground	
B9	P0.30	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only.
	AIN6	Analog input	Analog input	
B11	P0.28	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only.
	AIN4	Analog input	Analog input	
B13	P0.03	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only.
	AIN1	Analog input	Analog input	
B15	P1.14	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only.
B17	P1.12	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only.
B19	P0.11	Digital I/O	General purpose I/O pin.	Standard drive, low frequency I/O only.
	TRACEDATA2	Trace data	Trace buffer TRACEDATA[2].	
B24	XC1	Analog input	Connection for 32 MHz crystal	
C1	DEC1	Power	1.1 V regulator supply decoupling	
D2	P0.00	Digital I/O	General purpose I/O	
	XL1	Analog input	Connection for 32.768 kHz crystal	
D23	DEC3	Power	Power supply, decoupling	
E24	DEC6	Power	1.3 V regulator supply decoupling (Radio supply)	
F2	P0.01	Digital I/O	General purpose I/O	
	XL2	Analog input	Connection for 32.768 kHz crystal	
F23	VSS_PA	Power	Ground (Radio supply)	
G1	P0.26	Digital I/O	General purpose I/O	
H2	P0.27	Digital I/O	General purpose I/O	
H23	ANT	RF	Single-ended radio antenna connection	See <a href="#">Reference circuitry</a> on page 688 for guidelines on how to ensure good RF performance.
J1	P0.04	Digital I/O	General purpose I/O	
	AIN2	Analog input	Analog input	
J24	P0.10	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only.
	NFC2	NFC input	NFC antenna connection	
K2	P0.05	Digital I/O	General purpose I/O	
	AIN3	Analog input	Analog input	
L1	P0.06	Digital I/O	General purpose I/O	
L24	P0.09	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only.
	NFC1	NFC input	NFC antenna connection	
M2	P0.07	Digital I/O	General purpose I/O pin	
	TRACECLK	Trace clock	Trace buffer clock	
N1	P0.08	Digital I/O	General purpose I/O	
N24	DEC5	Power	1.3 V regulator supply decoupling (flash supply)	
P2	P1.08	Digital I/O	General purpose I/O	
P23	P1.07	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only.
R1	P1.09	Digital I/O	General purpose I/O pin.	
	TRACEDATA3	Trace data	Trace buffer TRACEDATA[3].	
R24	P1.06	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only.
T2	P0.11	Digital I/O	General purpose I/O	
T23	P1.05	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only.
U1	P0.12	Digital I/O	General purpose I/O pin.	
	TRACEDATA1	Trace data	Trace buffer TRACEDATA[1].	

Pin	Name	Function	Description	Recommended usage
U24	P1.04	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only.
V23	P1.03	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only.
W1	VDD	Power	Power supply	
W24	P1.02	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only.
Y2	VDDH	Power	High voltage power supply	
Y23	P1.01	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only.
AA24	SWDCLK	Debug	Serial wire debug clock input for debug and programming	
AB2	DCCH	Power	DC/DC converter output	
AC5	DECUSB	Power	Decoupling for USB 3.3 V	
AC9	P0.14	Digital I/O	General purpose I/O	
AC11	P0.16	Digital I/O	General purpose I/O	
AC13	P0.18	Digital I/O	General purpose I/O	QSPI/CSN
	nRESET		Configurable as system RESET	
AC15	P0.19	Digital I/O	General purpose I/O	QSPI/SCK
AC17	P0.21	Digital I/O	General purpose I/O	QSPI
AC19	P0.23	Digital I/O	General purpose I/O	QSPI
AC21	P0.25	Digital I/O	General purpose I/O	
AC24	SWDIO	Debug	Debug serial data	
AD2	VBUS	Power	5 V input for USB 3.3 V regulator	
AD4	D-	Digital I/O	USB D-	USB
AD6	D+	Digital I/O	USB D+	USB
AD8	P0.13	Digital I/O	General purpose I/O	
AD10	P0.15	Digital I/O	General purpose I/O	
AD12	P0.17	Digital I/O	General purpose I/O	
AD14	VDD	Power	Power supply	
AD16	P0.20	Digital I/O	General purpose I/O	
AD18	P0.22	Digital I/O	General purpose I/O	QSPI
AD20	P0.24	Digital I/O	General purpose I/O	
AD22	P1.00	Digital I/O	General purpose I/O pin.	QSPI
	TRACEDATA0	Trace data	Trace buffer TRACEDATA[0]. Serial wire output (SWO).	
AD23	VDD	Power	Flash supply pad	
<b>Bottom of chip</b>				
Die pad	VSS	Power	Ground pad. Exposed die pad must be connected to ground (VSS) for proper device operation.	

**Important:** For more information on Standard drive, see [GPIO — General purpose input/output](#) on page 154. Low frequency I/O is signals with a frequency up to 10 kHz.

## 5 Absolute maximum ratings

Maximum ratings are the extreme limits to which the chip can be exposed for a limited amount of time without permanently damaging it. Exposure to absolute maximum ratings for prolonged periods of time may affect the reliability of the device.

**Table 4: Absolute maximum ratings**

	Note	Min.	Max.	Unit
<b>Supply voltages</b>				
VDD		-0.3	+3.9	V
VDDH		-0.3	+5.8	V
VBUS		-0.3	+5.8	V
VSS			0	V
<b>I/O pin voltage</b>				
$V_{I/O}, VDD \leq 3.6\text{ V}$		-0.3	$VDD + 0.3\text{ V}$	V
$V_{I/O}, VDD > 3.6\text{ V}$		-0.3	3.9 V	V
<b>NFC antenna pin current</b>				
$I_{NFC1/2}$			80	mA
<b>Radio</b>				
RF input level			10	dBm
<b>Environmental (AQFN package)</b>				
Storage temperature		-40	+125	°C
MSL	Moisture Sensitivity Level		2	
ESD HBM	Human Body Model		4	kV
ESD CDM <sub>QF</sub>	Charged Device Model		750	V
	(AQFN73, 7×7 mm package)			
<b>Flash memory</b>				
Endurance		10 000		Write/erase cycles
Retention		10 years at 40°C		



## 6 Recommended operating conditions

The operating conditions are the physical parameters that the chip can operate within.

**Table 5: Recommended operating conditions**

Symbol	Parameter	Notes	Min.	Nom.	Max.	Units
VDD	VDD supply voltage, independent of DCDC enable		1.7	3.0	3.6	V
VDD <sub>POR</sub>	VDD supply voltage needed during power-on reset		1.75			V
VDDH	VDDH supply voltage, independent of DCDC enable		2.5	3.7	5.5	V
VBUS	VBUS USB supply voltage		4.35	5	5.5	V
t <sub>R_VDD</sub>	Supply rise time (0 V to 1.7 V)				60	ms
t <sub>R_VDDH</sub>	Supply rise time (0 V to 3.7 V)				100	ms
TA	Operating temperature		-40	25	85	°C

**Important:** The on-chip power-on reset circuitry may not function properly for rise times longer than the specified maximum.

## 7 CPU

The ARM® Cortex®-M4 processor with floating-point unit (FPU) has a 32-bit instruction set (Thumb®-2 technology) that implements a superset of 16 and 32-bit instructions to maximize code density and performance.

This processor implements several features that enable energy-efficient arithmetic and high-performance signal processing, including:

- Digital signal processing (DSP) instructions
- Single-cycle multiply and accumulate (MAC) instructions
- Hardware divide
- 8- and 16-bit single instruction multiple data (SIMD) instructions
- Single-precision floating-point unit (FPU)

The ARM Cortex Microcontroller Software Interface Standard (CMSIS) hardware abstraction layer for the ARM Cortex processor series is implemented and available for the M4 CPU.

Real-time execution is highly deterministic in thread mode, to and from sleep modes, and when handling events at configurable priority levels via the nested vectored interrupt controller (NVIC).

Executing code from flash will have a wait state penalty on the nRF52 series. An instruction cache can be enabled to minimize flash wait states when fetching instructions. For more information on cache, see [Cache](#) on page 29. The section [Electrical specification](#) on page 18 shows CPU performance parameters including wait states in different modes, CPU current and efficiency, and processing power and efficiency based on the CoreMark® benchmark.

The ARM System Timer (SysTick) is present on nRF52840. The SysTick's clock will only tick when the CPU is running or when the system is in debug interface mode.

### 7.1 Floating point interrupt

The floating point unit (FPU) may generate exceptions when used due to e.g. overflow or underflow, which in turn will trigger the FPU interrupt.

See [Instantiation](#) on page 23 for more information about the exceptions triggering the FPU interrupt.

To clear the IRQ (interrupt request) line when an exception has occurred, the relevant exception bit within the floating-point status and control register (FPSCR) needs to be cleared. For more information about the FPSCR or other FPU registers, see *Cortex-M4 Devices Generic User Guide*.

## 7.2 Electrical specification

### 7.2.1 CPU performance

The CPU clock speed is 64 MHz. Current and efficiency data is taken when in System ON and the CPU is executing the CoreMark™ benchmark. It includes power regulator and clock base currents. All other blocks are IDLE.

Symbol	Description	Min.	Typ.	Max.	Units
W <sub>FLASH</sub>	CPU wait states, running CoreMark from flash, cache disabled			2	
W <sub>FLASHCACHE</sub>	CPU wait states, running CoreMark from flash, cache enabled			3	
W <sub>RAM</sub>	CPU wait states, running CoreMark from RAM			0	
I <sub>DDFLASHCACHE</sub>	CPU current, running CoreMark from flash, cache enabled, LDO		6.5		mA
I <sub>DDFLASHCACHEDCDC</sub>	CPU current, running CoreMark from flash, cache enabled, DCDC 3V		3.6		mA
I <sub>DDFLASH</sub>	CPU current, running CoreMark from flash, cache disabled, LDO				mA

Symbol	Description	Min.	Typ.	Max.	Units
I <sub>DDFLASHDCDC</sub>	CPU current, running CoreMark from flash, cache disabled, DCDC 3V				mA
I <sub>DDRAM</sub>	CPU current, running CoreMark from RAM, LDO				mA
I <sub>DDRAMDCDC</sub>	CPU current, running CoreMark from RAM, DCDC 3V				mA
I <sub>DDFLASH/MHz</sub>	CPU efficiency, running CoreMark from flash, cache enabled, LDO		102		μA/ MHz
I <sub>DDFLASHDCDC/MHz</sub>	CPU efficiency, running CoreMark from flash, cache enabled, DCDC 3V		56		μA/ MHz
CM <sub>FLASH</sub>	CoreMark, running CoreMark from flash, cache enabled		212		CoreM
CM <sub>FLASH/MHz</sub>	CoreMark per MHz, running CoreMark from flash, cache enabled		3.3		CoreM MHz
CM <sub>FLASH/mA</sub>	CoreMark per mA, running CoreMark from flash, cache enabled, DCDC 3V		59		CoreM mA


### 7.3 CPU and support module configuration

The ARM® Cortex®-M4 processor has a number of CPU options and support modules implemented on the device.

Option / Module	Description	Implemented
Core options		
NVIC	Nested vector interrupt controller	37 vectors
PRIORITIES	Priority bits	3
WIC	Wakeup interrupt controller	NO
Endianness	Memory system endianness	Little endian
Bit-banding	Bit banded memory	NO
DWT	Data watchpoint and trace	YES
SysTick	System tick timer	YES
Modules		
MPU	Memory protection unit	YES
FPU	Floating-point unit	YES
DAP	Debug access port	YES
ETM	Embedded trace macrocell	YES
ITM	Instrumentation trace macrocell	YES
TPIU	Trace port interface unit	YES
ETB	Embedded trace buffer	NO
FPB	Flash patch and breakpoint unit	YES
HTM	AMBA™ AHB trace macrocell	NO

# 8 Memory

The nRF52840 contains 1 MB of flash and 256 kB of RAM that can be used for code and data storage. The CPU and the peripherals having EasyDMA can access memory via the AHB multilayer interconnect. The CPU is also able to access peripherals via the AHB multilayer interconnect, as illustrated in [Figure 3: Memory layout](#) on page 20.



**Figure 3: Memory layout**

See [AHB multilayer](#) on page 25 and [EasyDMA](#) on page 26 for more information about the AHB multilayer interconnect and the EasyDMA.

The same physical RAM is mapped to both the Data RAM region and the Code RAM region. It is up to the application to partition the RAM within these regions so that one does not corrupt the other.

## 8.1 RAM - Random access memory

The RAM interface is divided into 9 RAM AHB slaves.

RAM AHB slave 0-7 is connected to 2x4 kB RAM sections each and RAM AHB slave 8 is connected to 6x32 kB sections, as shown in [Figure 3: Memory layout](#) on page 20.

Each of the RAM sections have separate power control for System ON and System OFF mode operation, which is configured via RAM register (see the [POWER — Power supply](#) on page 66).

## 8.2 Flash - Non-volatile memory

The flash can be read an unlimited number of times by the CPU, but it has restrictions on the number of times it can be written and erased and also on how it can be written.

Writing to flash is managed by the non-volatile memory controller (NVMC), see [NVMC — Non-volatile memory controller](#) on page 28.

The flash is divided into 256x4 kB pages that can be accessed by the CPU via both the ICODE and DCODE buses as shown in [Figure 3: Memory layout](#) on page 20. Each page is divided into 8 blocks.

### 8.3 Memory map

The complete memory map is shown in [Figure 4: Memory map](#) on page 22. As described in [Memory](#) on page 20, Code RAM and the Data RAM are the same physical RAM.




Figure 4: Memory map

## 8.4 Instantiation

**Table 6: Instantiation table**

ID	Base Address	Peripheral	Instance	Description	
0	0x40000000	CLOCK	CLOCK	Clock control	
0	0x40000000	POWER	POWER	Power control	
1	0x40001000	RADIO	RADIO	2.4 GHz radio	
2	0x40002000	UARTE	UARTE0	Universal asynchronous receiver/transmitter with EasyDMA, unit 0	
2	0x40002000	UART	UART0	Universal asynchronous receiver/transmitter	Deprecated
3	0x40003000	TWIM	TWIM0	Two-wire interface master 0	
3	0x40003000	SPIS	SPIS0	SPI slave 0	
3	0x40003000	SPIM	SPIM0	SPI master 0	
3	0x40003000	SPI	SPIO	SPI master 0	Deprecated
3	0x40003000	TWIS	TWIS0	Two-wire interface slave 0	
3	0x40003000	TWI	TWI0	Two-wire interface master 0	Deprecated
4	0x40004000	TWIS	TWIS1	Two-wire interface slave 1	
4	0x40004000	SPIS	SPIS1	SPI slave 1	
4	0x40004000	SPIM	SPIM1	SPI master 1	
4	0x40004000	TWI	TWI1	Two-wire interface master 1	Deprecated
4	0x40004000	TWIM	TWIM1	Two-wire interface master 1	
4	0x40004000	SPI	SPI1	SPI master 1	Deprecated
5	0x40005000	NFCT	NFCT	Near field communication tag	
6	0x40006000	GPIOE	GPIOE	GPIO tasks and events	
7	0x40007000	SAADC	SAADC	Analog to digital converter	
8	0x40008000	TIMER	TIMER0	Timer 0	
9	0x40009000	TIMER	TIMER1	Timer 1	
10	0x4000A000	TIMER	TIMER2	Timer 2	
11	0x4000B000	RTC	RTC0	Real-time counter 0	
12	0x4000C000	TEMP	TEMP	Temperature sensor	
13	0x4000D000	RNG	RNG	Random number generator	
14	0x4000E000	ECB	ECB	AES electronic code book (ECB) mode block encryption	
15	0x4000F000	AAR	AAR	Accelerated address resolver	
15	0x4000F000	CCM	CCM	AES counter with CBC-MAC (CCM) mode block encryption	
16	0x40010000	WDT	WDT	Watchdog timer	
17	0x40011000	RTC	RTC1	Real-time counter 1	
18	0x40012000	QDEC	QDEC	Quadrature decoder	
19	0x40013000	LPCOMP	LPCOMP	Low power comparator	
19	0x40013000	COMP	COMP	General purpose comparator	
20	0x40014000	EGU	EGU0	Event generator unit 0	
20	0x40014000	SWI	SWI0	Software interrupt 0	
21	0x40015000	EGU	EGU1	Event generator unit 1	
21	0x40015000	SWI	SWI1	Software interrupt 1	
22	0x40016000	EGU	EGU2	Event generator unit 2	
22	0x40016000	SWI	SWI2	Software interrupt 2	
23	0x40017000	EGU	EGU3	Event generator unit 3	
23	0x40017000	SWI	SWI3	Software interrupt 3	
24	0x40018000	SWI	SWI4	Software interrupt 4	
24	0x40018000	EGU	EGU4	Event generator unit 4	
25	0x40019000	SWI	SWI5	Software interrupt 5	
25	0x40019000	EGU	EGU5	Event generator unit 5	
26	0x4001A000	TIMER	TIMER3	Timer 3	
27	0x4001B000	TIMER	TIMER4	Timer 4	
28	0x4001C000	PWM	PWM0	Pulse width modulation unit 0	
29	0x4001D000	PDM	PDM	Pulse Density modulation (digital microphone) interface	
30	0x4001E000	ACL	ACL	Access control lists	
30	0x4001E000	NVMC	NVMC	Non-volatile memory controller	

ID	Base Address	Peripheral	Instance	Description
31	0x4001F000	PPI	PPI	Programmable peripheral interconnect
32	0x40020000	MWU	MWU	Memory watch unit
33	0x40021000	PWM	PWM1	Pulse width modulation unit 1
34	0x40022000	PWM	PWM2	Pulse width modulation unit 2
35	0x40023000	SPIM	SPIM2	SPI master 2
35	0x40023000	SPIS	SPIS2	SPI slave 2
35	0x40023000	SPI	SPI2	SPI master 2 <span style="float: right;">Deprecated</span>
36	0x40024000	RTC	RTC2	Real-time counter 2
37	0x40025000	I2S	I2S	Inter-IC sound interface
38	0x40026000	FPU	FPU	FPU interrupt
39	0x40027000	USBD	USBD	Universal serial bus device
40	0x40028000	UARTE	UARTE1	Universal asynchronous receiver/transmitter with EasyDMA, unit 1
41	0x40029000	QSPI	QSPI	External memory interface
45	0x4002D000	PWM	PWM3	Pulse width modulation unit 3
47	0x4002F000	SPIM	SPIM3	SPI master 3
0	0x50000000	GPIO	GPIO	General purpose input and output <span style="float: right;">Deprecated</span>
0	0x50000000	GPIO	P0	General purpose input and output, port 0
0	0x50000300	GPIO	P1	General purpose input and output, port 1
42	0x5002A000	CRYPTOCELL	CRYPTOCELL	CryptoCell subsystem control interface
N/A	0x10000000	FICR	FICR	Factory information configuration
N/A	0x10001000	UICR	UICR	User information configuration

## 9 AHB multilayer

AHB multilayer enables parallel access paths between multiple masters and slaves in a system. Access is resolved using priorities.

Each bus master is connected to the slave devices using an interconnection matrix. The bus masters are assigned priorities. Priorities are used to resolve access when two (or more) bus masters request access to the same slave device. The following applies:

- If two (or more) bus masters request access to the same slave device, the master with the highest priority is granted the access first.
- Bus masters with lower priority are stalled until the higher priority master has completed its transaction.
- If the higher priority master pauses at any point during its transaction, the lower priority master in queue is temporarily granted access to the slave device until the higher priority master resumes its activity.
- Bus masters that have the same priority are mutually exclusive, thus cannot be used concurrently.

Below is a list of bus masters in the system and their priorities.

**Table 7: AHB bus masters (listed in priority order, highest to lowest)**

Bus master name	Description
CPU	
CTRL-AP	
USB	
CRYPTOCELL	
SPIM1/SPIS1/TWIM1/TWIS1	Same priority and mutually exclusive
RADIO	
CCM/ECB/AAR	Same priority and mutually exclusive
SAADC	
UARTE0	
SPIM0/SPIS0/TWIM0/TWIS0	Same priority and mutually exclusive
SPIM2/SPIS2	Same priority and mutually exclusive
NFCT	
I2S	
PDM	
PWM0	
PWM1	
PWM2	
QSPI	
PWM3	
UARTE1	
SPIM3	

Defined bus masters are the CPU and the peripherals with implemented EasyDMA, and the available slaves are RAM AHB slaves. How the bus masters and slaves are connected using the interconnection matrix is illustrated in [Memory](#) on page 20.