# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## **Power MOSFET** 30 V, 40 A, Single N-Channel, DPAK/IPAK

## Features

- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- These are Pb-Free Devices

## Applications

- CPU Power Delivery
- DC-DC Converters
- High Side Switching




## **ON Semiconductor®**

## http://onsemi.com


V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
30 V	13 m $\Omega$ @ 10 V	40.4
30 V	24 mΩ @ 4.5 V	40 A

DQ


G



## **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise stated)







## **ORDERING INFORMATION**

= Pb-Free Package

4813N = Device Code

G

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{ ext{ heta}JC}$	4.25	
Junction-to-TAB (Drain)	$R_{\theta JC-TAB}$	3.5	°C/W
Junction-to-Ambient – Steady State (Note 1)	$R_{\theta JA}$	77.5	C/VV
Junction-to-Ambient – Steady State (Note 2)	$R_{\thetaJA}$	118.5	

Surface-mounted on FR4 board using 1 sq-in pad, 1 oz Cu.
 Surface-mounted on FR4 board using the minimum recommended pad size.

#### **ELECTRICAL CHARACTERISTICS** ( $T_J$ = 25°C unless otherwise specified)

Parameter	Symbol	Test Condi	tion	Min	Тур	Max	Unit	
OFF CHARACTERISTICS								
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS}$ = 0 V, I <sub>D</sub> =	250 μΑ	30			V	
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> / T <sub>J</sub>				24.5		mV/°C	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 24 V	T <sub>J</sub> = 25 °C			1		
		$V_{DS} = 24 V$	T <sub>J</sub> = 125°C			10	μA	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS}$ = 0 V, $V_{GS}$	= ±20 V			±100	nA	
ON CHARACTERISTICS (Note 3)								
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D =$	= 250 μA	1.5		2.5	V	
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				5.4		mV/°C	
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	$V_{GS} = 10 V to$	I <sub>D</sub> = 30 A		10.9	13		
		11.5 V	I <sub>D</sub> = 15 A		10.3			
		$V_{GS}$ = 4.5 V	I <sub>D</sub> = 30 A		18.6	24	mΩ	
			l <sub>D</sub> = 15 A		17.1			
Forward Transconductance	9 <sub>FS</sub>	V <sub>DS</sub> = 15 V, I <sub>D</sub>	= 10 A		6.0		S	

## CHARGES AND CAPACITANCES

Input Capacitance	C <sub>ISS</sub>		860		
Output Capacitance	C <sub>OSS</sub>	$V_{GS}$ = 0 V, f = 1.0 MHz, $V_{DS}$ = 12 V	201		pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		115		
Total Gate Charge	Q <sub>G(TOT)</sub>		6.9	7.9	
Threshold Gate Charge	Q <sub>G(TH)</sub>		1.2		nC
Gate-to-Source Charge	Q <sub>GS</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 15 V; I <sub>D</sub> = 30 A	3.1		nc
Gate-to-Drain Charge	Q <sub>GD</sub>		3.6		
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS}$ = 11.5 V, $V_{DS}$ = 15 V; I <sub>D</sub> = 30 A	15.6		nC

### SWITCHING CHARACTERISTICS (Note 4)

Turn-On Delay Time	t <sub>d(ON)</sub>		10.5	
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 15 V, I <sub>D</sub> = 15 A,	19.3	20
Turn-Off Delay Time	t <sub>d(OFF)</sub>	R <sub>G</sub> = 3.0 Ω	10.1	ns
Fall Time	t <sub>f</sub>		3.3	


Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.

## **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise specified)


Parameter	Symbol	Test Cond	lition	Min	Тур	Max	Unit
SWITCHING CHARACTERISTICS (N	lote 4)			•	•		
Turn-On Delay Time	t <sub>d(ON)</sub>				6.0		
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 11.5 V, V	′ <sub>DS</sub> = 15 V,		18.3		ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>	V <sub>GS</sub> = 11.5 V, V I <sub>D</sub> = 15 A, R <sub>G</sub>	= 3.0 Ω		17.7		
Fall Time	t <sub>f</sub>				2.1		
DRAIN-SOURCE DIODE CHARACT	ERISTICS						
Forward Diode Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V,	$T_J = 25^{\circ}C$		0.8	1.2	
		$V_{GS} = 0 V,$ $I_{S} = 30 A$ $T_{J} = 25^{\circ}C$ $T_{J} = 125^{\circ}C$		0.9		V	
Reverse Recovery Time	t <sub>RR</sub>	V <sub>GS</sub> = 0 V, dls/dt = 100 A/μs, I <sub>S</sub> = 30 A			16		
Charge Time	t <sub>a</sub>				10		ns
Discharge Time	t <sub>b</sub>				5.6		
Reverse Recovery Charge	Q <sub>RR</sub>				7.0		nC
PACKAGE PARASITIC VALUES							
Source Inductance	LS				2.49		nH
Drain Inductance, DPAK	L <sub>D</sub>				0.0164		
Drain Inductance, IPAK	L <sub>D</sub>	T <sub>A</sub> = 25°C			1.88		
Gate Inductance	L <sub>G</sub>				3.46		
Gate Resistance	R <sub>G</sub>				2.5		Ω

3. Pulse Test: pulse width  $\leq$  300 µs, duty cycle  $\leq$  2%. 4. Switching characteristics are independent of operating junction temperatures.


## **TYPICAL PERFORMANCE CURVES**




## **TYPICAL PERFORMANCE CURVES**



## **TYPICAL PERFORMANCE CURVES**








#### **ORDERING INFORMATION**


Device	Package	Shipping <sup>†</sup>
NTD4813NT4G	ITD4813NT4G DPAK 2500 / Tape & Reel (Pb-Free)	
NTD4813N-1G DPAK-3 (Pb-Free)		75 Units / Rail
NTD4813N-35G	IPAK Trimmed Lead (3.5 ± 0.15 mm) (Pb-Free)	75 Units / Rail

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS

**DPAK (SINGLE GUAGE)** CASE 369AA-01 **ISSUE B** 





NOTES:

- I. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: INCHES.
  3. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS b3, L3 and Z.
  4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
  5. DIMENSIONS DAND F ARE DETERMINED AT THE
- 5. DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.

	INC	HES	MILLIM	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.030	0.045	0.76	1.14
b3	0.180	0.215	4.57	5.46
с	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
E	0.250	0.265	6.35	6.73
е	0.090	BSC	2.29 BSC	
н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.108	REF	2.74 REF	
L2	0.020	BSC	0.51	BSC
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Ζ	0.155		3.93	


STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### PACKAGE DIMENSIONS

#### **3 IPAK, STRAIGHT LEAD** CASE 369AC-01

**ISSUE O** 




SEATING PLANE IS ON TOP OF DAMBAR POSITION. DIMENSION A DOES NOT INCLUDE DAMBAR POSITION OR MOLD GATE. 4. INCHES MILLIMETERS DIM MIN MAX MIN MAX 0.235 0.245 Α 5.97 6.22 в 0.250 0.265 6.35 6.73 С 0.086 0.094 2.19 2.38 **D** 0.027 0.035 0.69 0.88 0.018 0.023 0.46 0.58 Е F 0.037 0.043 0.94 1.09 G 0.090 BSC 2 29 BSC

1.. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH.


NOTES:

2

З.



**IPAK (STRAIGHT LEAD DPAK)** CASE 369D-01 **ISSUE B** 



NOTES

z

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M. 1982 2

CONTROLLING	DIMENSION:	INCH.

	INC	HES	MILLIN	IETERS			
DIM	MIN	MAX	MIN	MAX			
Α	0.235	0.245	5.97	6.35			
в	0.250	0.265	6.35	6.73			
С	0.086	0.094	2.19	2.38			
D	0.027	0.035	0.69	0.88			
Е	0.018	0.023	0.46	0.58			
н	0.037	0.045	0.94	1.14			
G	0.090	BSC	2.29 BSC				
Н	0.034	0.040	0.87	1.01			
ſ	0.018	0.023	0.46	0.58			
к	0.350	0.380	8.89	9.65			
R	0.180	0.215	4.45	5.45			
s	0.025	0.040	0.63	1.01			
×	0.035	0.050	0.89	1.27			
Z	0.155		3.93				
2 0.133 3.93 STYLE 2: PIN 1. GATE							

DRAIN 3 SOURCE

DRAIN 4.

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILC does not convey any license under its patent rights or other rights of others. SCILC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

#### Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative