

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







Power MOSFET 60 Amps, 28 Volts

N-Channel DPAK

Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls and bridge circuits.

Typical Applications

- Power Supplies
- Converters
- Power Motor Controls
- Bridge Circuits

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	28	Vdc
Gate-to-Source Voltage - Continuous	V_{GS}	±20	Vdc
Drain Current – Continuous @ $T_C = 25^{\circ}C$ – Single Pulse ($t_p = 10 \mu s$)	I _D	60* 120	Adc
Total Power Dissipation @ $T_C = 25^{\circ}C$	P_{D}	75	Watts
Operating and Storage Temperature Range	T _J , T _{stg}	-55 to 150	°C
Single Pulse Drain-to-Source Avalanche Energy - Starting $T_J = 25^{\circ}C$ ($V_{DD} = 28$ Vdc, $V_{GS} = 10$ Vdc, $I_L = 17$ Apk, $L = 5.0$ mH, $R_G = 25$ Ω)	E _{AS}	733	μη
Thermal Resistance – Junction-to-Case – Junction-to-Ambient (Note 1) – Junction-to-Ambient (Note 2)	$egin{array}{c} R_{ heta JC} \ R_{ heta JA} \ R_{ heta JA} \end{array}$	1.65 67 120	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	T _L	260	°C

- 1. When surface mounted to an FR4 board using 1" pad size,
- (Cu Area 1.127 in²).

 2. When surface mounted to an FR4 board using the minimum recommended pad size, (Cu Area 0.412 in²).




ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} TYP	I _D MAX
28 V	6.1 mΩ	60 A

N-Channel



MARKING DIAGRAMS



DPAK CASE 369AA Style 2




DPAK CASE 369D Style 2

T4228 **Device Code** = Year

= Work Week

WW

Drain 2 Drain Source Gate



Gate Drain Source

ORDERING INFORMATION

Device	Package	Shipping [†]
NTD60N03	DPAK	75 Units/Rail
NTD60N03T4	DPAK	2500 Tape & Reel
NTD60N03-1	DPAK Straight Lead	75 Units/Rail


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

^{*}Chip current capability limited by package.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Г	(I _J = 25°C unless otherwise noted)	1	1	I	1	ı
Cha	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Volta $(V_{GS} = 0 \text{ Vdc}, I_D = 250 \mu\text{Adc})$ Temperature Coefficient (Positive)	V _{(BR)DSS}	28 -	30.6 25	- -	Vdc mV/°C	
Zero Gate Voltage Drain Current $(V_{GS} = 0 \text{ Vdc}, V_{DS} = 28 \text{ Vdc})$ $(V_{GS} = 0 \text{ Vdc}, V_{DS} = 28 \text{ Vdc}, T_J$	I _{DSS}	- -	- -	1.0 10	μAdc	
Gate-Body Leakage Current (V _{GS}	= ±20 Vdc, V _{DS} = 0 Vdc)	I _{GSS}	-	-	±100	nAdc
ON CHARACTERISTICS (Note 3)						
Gate Threshold Voltage (Note 3) $(V_{DS} = V_{GS}, I_D = 250 \mu\text{Adc})$ Threshold Temperature Coefficien	V _{GS(th)}	1.0	1.9 -3.8	3.0	Vdc mV/°C	
Static Drain-to-Source On-Resist (V_{GS} = 10 Vdc, I_D = 30 Adc) (V_{GS} = 4.5 Vdc, I_D = 30 Adc) (V_{GS} = 10 Vdc, I_D = 10 Adc)	R _D S(on)	- - -	6.1 9.2 6.4	7.5	mΩ	
Forward Transconductance (V _{DS} =	= 15 Vdc, I _D = 10 Adc) (Note 3)	9FS	-	20	9-	Mhos
DYNAMIC CHARACTERISTICS		_		10		
Input Capacitance		C _{iss}	<i>(,</i> - ,	2150	<u> </u>	pF
Output Capacitance	(V _{DS} = 24 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{oss}	V - (s)	680	_	
Transfer Capacitance	1 = 1.0 WH12)	C _{rss}	20 ,	260	-	
SWITCHING CHARACTERISTICS	(Note 4)	-0				
Turn-On Delay Time		t _{d(on)}	-01	10	-	ns
Rise Time	$(V_{DD} = 15 \text{ Vdc}, I_D = 15 \text{ Adc},$	t _C	·G	18	-	
Turn-Off Delay Time	$V_{GS} = 10 \text{ Vdc},$ $R_G = 3.3 \Omega)$	t _{d(off)}	-	32	-	
Fall Time		t _f	_	15	-	
Gate Charge	CV Q	QT	-	30	-	nC
	(V _{DS} = 24 Vdc, I _D = 15 Adc, V _{GS} = 4.5 Vdc) (Note 3)	Q1	-	6.5	-	
	VGS = 4.5 Vdc) (Note 3)	Q2	-	18.4	-	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On-Voltage ($I_S = 2.3 \text{ Adc}, V_{GS} = 0 \text{ Vdc}$) (No $(I_S = 30 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$) ($I_S = 2.3 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 0 \text{ Vdc}$)		V _{SD}	- - -	0.75 1.2 0.65	1.0 - -	Vdc
Reverse Recovery Time	c0, co,	t _{rr}	-	39	-	ns
_	$(I_S = 2.3 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	t _a	-	21	_	
	dl _S /dt = 100 A/μs) (Note 3)	t _b	-	18	_	
Reverse Recovery Stored Charge	Q _{rr}	-	0.043	-	μC	

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.







Figure 2. Transfer Characteristics








Figure 3. On-Resistance versus
Gate-To-Source Voltage





R_{DS(on)}, DRAIN-TO-SOURCE RESISTANCE (NORMALIZED)





Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-To-Source Leakage Current versus Voltage



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (V)

Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance





Figure 10. Diode Forward Voltage versus Current



di/dt TIME 0.25 I_S

Figure 11. Maximum Rated Forward Biased Safe Operating Area

Figure 12. Diode Reverse Recovery Waveform





Figure 13. Thermal Response – Various Duty Cycles

INFORMATION FOR USING THE DPAK SURFACE MOUNT PACKAGE

RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



SOLDER STENCIL GUIDELINES

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. Solder stencils are used to screen the optimum amount. These stencils are typically 0.008 inches thick and may be made of brass or stainless steel. For packages such as the SC-59, SC-70/SOT-323, SOD-123, SOT-23, SOT-143, SOT-223, SO-8, SO-14, SO-16, and SMB/SMC diode packages, the stencil opening should be the same as the pad size or a 1:1 registration. This is not the case with the DPAK and D²PAK packages. If one uses a 1:1 opening to screen solder onto the drain pad, misalignment and/or "tombstoning" may occur due to an excess of solder. For these two packages, the opening in the stencil for the paste should be approximately 50% of the tab area. The opening for the leads is still a 1:1 registration. Figure 14 shows a typical stencil for the DPAK and D²PAK packages. The

pattern of the opening in the stencil for the drain pad is not critical as long as it allows approximately 50% of the pad to be covered with paste.




Figure 14. Typical Stencil for DPAK and D²PAK Packages

SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.


- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.

- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes.
 Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.
- * Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.
- * Due to shadowing and the inability to set the wave height to incorporate other surface mount components, the D²PAK is not recommended for wave soldering.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating "profile" for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 15 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.




http://onsemi.com

PACKAGE DIMENSIONS

DPAK

CASE 369AA-01 **ISSUE 0**



NOTES:

- 1. DIMENSIONING AND TOLERANCING
- PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.


	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.22
В	0.250	0.265	6.35	6.73
C	0.086	0.094	2.19	2.38
D	0.025	0.035	0.63	0.88
Е	0.018	0.024	0.46	0.61
F	0.033	0.045	0.83	1.14
7	0.018	0.023	0.46	0.58
L	0.090 BSC		2.29	BSC
R	0.180	0.215	4.57	5.45
S	0.025	0.040	0.63	1.01
U	0.020		0.51	
٧	0.035	0.050	0.89	1.27
Z	0.155		3.93	


STYLE 2:

PIN 1. GATE 2. DRAIN

- 3. SOURCE 4. DRAIN

DPAK CASE 369D-01 **ISSUE 0**





NOTES:

- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
E	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090 BSC		2.29 BSC	
Н	0.034	0.040	0.87 1.0	
J	0.018	0.023	0.46	0.58
K	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
٧	0.035	0.050	0.89	1.27
Z	0.155		3.93	

STYLE 2:

PIN 1. GATE

- 2. DRAIN SOURCE 3
- DRAIN

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered readerlands of semiconductor Components industries, Ite (SCILLC) solicit esserves the right to make changes without further holice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.