# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



### Power MOSFET -20 V, -3.0 A, Dual P-Channel, ChipFET™

#### Features

- Low R<sub>DS(on)</sub> and Fast Switching Speed in a ChipFET Package
- Leadless ChipFET Package 40% Smaller Footprint than TSOP-6
- ChipFET Package with Excellent Thermal Capabilities where Heat Transfer is Required
- Pb–Free Package is Available

#### Applications

- Charge Control in Battery Chargers
- Optimized for Battery and Load Management Applications in Portable Equipment
- MP3 Players, Cell Phones, Digital Cameras, PDAs
- Buck and Boost DC-DC Converters


#### **MAXIMUM RATINGS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise noted)

Rat	Symbol	Value	Unit			
Drain-to-Source Voltage			V <sub>DSS</sub>	-20	V	
Gate-to-Source Voltag	le		V <sub>GS</sub>	±12	V	
Continuous Drain	Steady	$T_A = 25^{\circ}C$	۱ <sub>D</sub>	-2.1	А	
Current (Note 1)	State	$T_A = 85^{\circ}C$		-1.5		
	t ≤ 5 s	$T_A = 25^{\circ}C$		-3.0		
Power Dissipation	Steady State	$T_A = 25^{\circ}C$	PD	1.1	W	
(Note 1)		$T_A = 85^{\circ}C$		0.6		
	$t \le 5 s$	$T_A = 25^{\circ}C$		2.1		
Pulsed Drain Current	tp =	10 μs	I <sub>DM</sub>	-9.0	А	
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>stg</sub>	–55 to 150	°C	
Source Current (Body Diode)			۱ <sub>S</sub>	-2.5	А	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			ΤL	260	°C	

#### THERMAL RESISTANCE RATINGS

Rating	Symbol	Value	Unit
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	110	°C/W
Junction-to-Ambient - t $\leq$ 5 s		60	

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.






#### **ON Semiconductor®**


#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> TYP	I <sub>D</sub> MAX
–20 V	130 mΩ @ –4.5 V	-3.0 A
201	200 mΩ @ –2.5 V	0.071




P-Channel MOSFET P-

#### P-Channel MOSFET



ChipFET CASE 1206A STYLE 2



M = Month Code

= Pb–Free Package

#### ORDERING INFORMATION


Device	Package	Shipping <sup>†</sup>
NTHD4401PT1	ChipFET	3000/Tape & Reel
NTHD4401PT1G	ChipFET (Pb–Free)	3000/Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)


Characteristic	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V <sub>(Br)DSS</sub>	$V_{GS} = 0 V, I_D = -250 \mu A$		-20	-23		V
Drain-to-Source Breakdown Voltage Tem- perature Coefficient	V <sub>(Br)DSS</sub> /T <sub>J</sub>				-8.0		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 V$	$T_J = 25^{\circ}C$			-1.0	μA
		$V_{DS} = -16 V$	$T_J = 85^{\circ}C$			-5.0	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>C</sub>	<sub>GS</sub> = ±12 V			±100	nA
ON CHARACTERISTICS (Note 2)							
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{GS} = V_{DS}, I_{E}$	<sub>0</sub> = –250 μA	-0.6	-0.75	-1.2	V
Gate Threshold Temperature Coefficient	V <sub>GS(th)</sub> /T <sub>J</sub>				2.65		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	$\label{eq:VGS} \begin{array}{l} V_{GS} = -4.5 \ \text{V}, \ \text{I}_{D} = -2.1 \ \text{A} \\ V_{GS} = -2.5 \ \text{V}, \ \text{I}_{D} = -1.7 \ \text{A} \\ V_{GS} = -1.8 \ \text{V}, \ \text{I}_{D} = -1.0 \ \text{A} \end{array}$			0.130 0.200 0.34	0.155 0.240	Ω
Forward Transconductance	<b>9</b> FS	V <sub>DS</sub> = -10 V, I <sub>D</sub> = -2.1 A			5.0		S
CHARGES, CAPACITANCES AND GATE R	ESISTANCE	• •					-
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0 V, f = 1.0 MHz, V <sub>DS</sub> = -10 V			185	300	pF
Output Capacitance	C <sub>oss</sub>				95	150	
Reverse Transfer Capacitance	C <sub>rss</sub>				30	50	
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS} = -4.5 \text{ V}, V_{DS} = -10 \text{ V},$ $I_D = -2.1 \text{ A}$			3.0	6.0	nC
Threshold Gate Charge	Q <sub>G(TH)</sub>				0.2		
Gate-to-Source Charge	Q <sub>GS</sub>				0.5		
Gate-to-Drain Charge	Q <sub>GD</sub>				0.9		
SWITCHING CHARACTERISTICS (Note 3)							-
Turn-On Delay Time	t <sub>d(on)</sub>				7.0	12	
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = -4.5 V, <sup>v</sup>	V <sub>DD</sub> = –16 V,		13	25	ns
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_{\rm D} = -2.1$ A, I	$R_{G} = 2.5 \Omega$		33	50	
Fall Time	t <sub>f</sub>				27	40	<u>]                                    </u>
DRAIN-SOURCE DIODE CHARACTERISTI	CS						
Forward Diode Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V I <sub>S</sub> = -2.5 A			-0.85	-1.15	V
Reverse Recovery Time	t <sub>rr</sub>	$V_{GS}$ = 0 V, dI <sub>S</sub> /dt = 90 A/µs, I <sub>S</sub> = -2.1 A			32		
Charge Time	t <sub>a</sub>				10		ns
Discharge Time	t <sub>b</sub>				22		1
Reverse Recovery Charge	Q <sub>RR</sub>				15		nC

2. Pulse Test: Pulse Width  $\leq$  300 µs, Duty Cycle  $\leq$  2%. 3. Switching characteristics are independent of operating junction temperatures.



#### TYPICAL PERFORMANCE CURVES (T<sub>J</sub> = 25°C unless otherwise noted)






0.5

0.7


-V<sub>SD</sub>, SOURCE-TO-DRAIN VOLTAGE (VOLTS) Figure 11. Diode Forward Voltage vs. Current

0.9

0







\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **BASIC PAD PATTERNS**


The basic pad layout with dimensions is shown in Figure 13. This is sufficient for low power dissipation MOSFET applications, but power semiconductor performance requires a greater copper pad area, particularly for the drain leads.

The minimum recommended pad pattern shown in Figure 14 improves the thermal area of the drain connections (pins 5, 6, 7, 8) while remaining within the

confines of the basic footprint. The drain copper area is 0.0019 sq. in. (or 1.22 sq. mm). This will assist the power dissipation path away from the device (through the copper leadframe) and into the board and exterior chassis (if applicable) for the single device. The addition of a further copper area and/or the addition of vias to other board layers will enhance the performance still further.

#### PACKAGE DIMENSIONS

#### ChipFET™ CASE 1206A–03 ISSUE G



 $\cap$ 

0.05 (0.002)

NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETER.
- MOLD GATE BURRS SHALL NOT EXCEED 0.13 MM PER SIDE. LEADFRAME TO MOLDED BODY OFFSET IN HORIZONTAL
- AND VERTICAL SHALL NOT EXCEED 0.08 MM. 5. DIMENSIONS A AND B EXCLUSIVE OF MOLD GATE BURRS.

. DIMENSIONS A AND B EXCLUSIVE OF MOLD GATE BURRS. NO MOLD FLASH ALLOWED ON THE TOP AND BOTTOM LEAD SURFACE.

	MILLIMETERS			INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	1.00	1.05	1.10	0.039	0.041	0.043
b	0.25	0.30	0.35	0.010	0.012	0.014
С	0.10	0.15	0.20	0.004	0.006	0.008
D	2.95	3.05	3.10	0.116	0.120	0.122
E	1.55	1.65	1.70	0.061	0.065	0.067
е	0.65 BSC		0.025 BSC			
e1		0.55 BSC			0.022 BSC	;
L	0.28	0.35	0.42	0.011	0.014	0.017
HE	1.80	1.90	2.00	0.071	0.075	0.079
θ	5° NOM				5° NOM	

STYLE 2: DIN 1 SOURCE 1

1.	SOURCE 1
2.	GATE 1
3.	SOURCE 2
4.	GATE 2
5.	DRAIN 2
6.	DRAIN 2

7. DRAIN 1 8. DRAIN 1

ChipFET is a trademark of Vishay Siliconix.

ON Semiconductor and IIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use persons, and reasonable attorney fees andising out of, directly or indirectly, any claim of personal injury or death agolication of personal injury or death may occur. Should

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.