# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# **Power MOSFET**

30 V, 3.9 A, Dual N-Channel ChipFET™

### Features

- Planar Technology Device Offers Low RDS(on) and Fast Switching Speed
- Leadless ChipFET Package has 40% Smaller Footprint than TSOP-6. Ideal Device for Applications Where Board Space is at a Premium.
- ChipFET Package Exhibits Excellent Thermal Capabilities. Ideal for Applications Where Heat Transfer is Required.
- These Devices are Pb-Free and are RoHS Compliant

## Applications

- DC-DC Buck or Boost Converters
- Low Side Switching
- Optimized for Battery and Low Side Switching Applications in Computing and Portable Equipment

### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parame	Symbol	Value	Unit			
Drain-to-Source Voltage	V <sub>DSS</sub>	30	V			
Gate-to-Source Voltage			V <sub>GS</sub>	±20	V	
Continuous Drain	Steady	$T_A = 25^{\circ}C$	۱ <sub>D</sub>	2.9	А	
Current (Note 1)	State	T <sub>A</sub> = 85°C		2.1		
	t ≤ 5 s	T <sub>A</sub> = 25°C		3.9		
Power Dissipation (Note 1)	Steady State	T <sub>A</sub> = 25°C	P <sub>D</sub>	1.13	W	
	t ≤ 5 s			2.1		
Continuous Drain		$T_A = 25^{\circ}C$	Ι <sub>D</sub>	2.2	А	
Current (Note 2)	Steady	$T_A = 85^{\circ}C$		1.6		
Power Dissipation (Note 2)	State	$T_A = 25^{\circ}C$	PD	0.64	W	
Pulsed Drain Current	t <sub>p</sub> =	= 10 μs	I <sub>DM</sub>	12	А	
ESD Capability (Note 3)	ESD- HBM	125	V			
Operating Junction and S	T <sub>J</sub> , T <sub>STG</sub>	–55 to 150	°C			
Source Current (Body Di	۱ <sub>S</sub>	2.5	А			
Lead Temperature for So (1/8" from case for 10 s)	ΤL	260	°C			

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


- 1. Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces).
- 2. Surface Mounted on FR4 Board using the minimum recommended pad size (Cu area = 0.214 in sq).
- 3. ESD Rating Information: HBM Class 0.




# ON Semiconductor<sup>®</sup>


### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> TYP	I <sub>D</sub> MAX	
30 V	80 mΩ @ 10 V		
30 V	110 mΩ @ 4.5 V	0.077	



**N-Channel MOSFET** 





= Month Code

= Pb-Free Package

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>		
NTHD4502NT1G	ChipFET (Pb–Free)	3000/Tape & Reel		

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

### THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 4)	$R_{ hetaJA}$	110	°C/W
Junction-to-Ambient – t $\leq$ 5 s (Note 4)	$R_{ hetaJA}$	60	
Junction-to-Ambient - Steady State (Note 5)	$R_{ hetaJA}$	195	
Junction-to-Foot - Steady State (Note 5)	$R_{\theta JF}$	40	

Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces).
 Surface Mounted on FR4 Board using the minimum recommended pad size (Cu area = 0.214 in sq).

### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = $25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
OFF CHARACTERISTICS		•			•	
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS}$ = 0 V, I <sub>D</sub> = 250 $\mu$ A	30	36		V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS}$ = 0 V, $V_{DS}$ = 24 V			1.0	μΑ
		$V_{GS}$ = 0 V, $V_{DS}$ = 24 V, $T_{J}$ = 125°C			10	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS}$ = 0 V, $V_{GS}$ = ±20 V			±100	nA
ON CHARACTERISTICS (Note 6)						
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D = 250 \ \mu A$	1.0	1.65	3.0	V
Drain-to-Source On-Resistance	R <sub>DS(on)</sub>	$V_{GS}$ = 10 V, I <sub>D</sub> = 2.9 A		78	85	mΩ
		$V_{GS}$ = 4.5 V, I <sub>D</sub> = 2.2 A		105	140	
Forward Transconductance	9 <sub>FS</sub>	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 2.9 A		3.8		S
CHARGES AND CAPACITANCES	•	·				
Input Capacitance	C <sub>ISS</sub>			140		pF
Output Capacitance	C <sub>OSS</sub>	V <sub>GS</sub> = 0 V, f = 1.0 MHz, V <sub>DS</sub> = 15 V		53		
Reverse Transfer Capacitance	C <sub>RSS</sub>			16		
Input Capacitance	C <sub>ISS</sub>			135	250	pF
Output Capacitance	C <sub>OSS</sub>	V <sub>GS</sub> = 0 V, f = 1.0 MHz, V <sub>DS</sub> = 24 V		42	75	
Reverse Transfer Capacitance	C <sub>RSS</sub>			13	25	
Total Gate Charge	Q <sub>G(TOT)</sub>			3.6	7.0	nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 15 V,		0.3		-
Gate-to-Source Charge	Q <sub>GS</sub>	$I_{\rm D} = 2.9 \rm{A}$		0.6		
Gate-to-Drain Charge	Q <sub>GD</sub>	1		0.7		
Total Gate Charge	Q <sub>G(TOT)</sub>			1.9		nC
Threshold Gate Charge Q <sub>G(TH)</sub>		V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 24 V,		0.3		]
Gate-to-Source Charge	Q <sub>GS</sub>	$V_{GS}$ = 4.5 V, $V_{DS}$ = 24 V, I <sub>D</sub> = 2.9 A		0.6		]
Gate-to-Drain Charge	Q <sub>GD</sub>	1		0.9		1


6. Pulse Test: Pulse Width  $\leq$  300 µs, Duty Cycle  $\leq$  2%.

# **ELECTRICAL CHARACTERISTICS (continued)** (T<sub>J</sub> = $25^{\circ}C$ unless otherwise noted)


Parameter Symbol		Test Conditions		Тур	Max	Units
DRAIN-SOURCE DIODE CHARAC	TERISTICS					
Forward Diode Voltage	V <sub>SD</sub>	$V_{GS}$ = 0 V, I <sub>S</sub> = 2.5 A		0.85	1.2	V
Reverse Recovery Time	t <sub>RR</sub>	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 2.9 A,		8.6		ns
Reverse Recovery Charge	Q <sub>RR</sub>	dl <sub>S</sub> /dt = 100 A/µs		4.0		nC
Reverse Recovery Time	t <sub>RR</sub>	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 1.0 A,		8.4		ns
Reverse Recovery Charge	Q <sub>RR</sub>	dl <sub>S</sub> /dt = 100 A/µs		4.0		nC
SWITCHING CHARACTERISTICS (	Note 7)					
Turn-On Delay Time	t <sub>d(ON)</sub>			6.5	12	ns
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 10 V, V <sub>DD</sub> = 24 V,		5.4	10	
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$\begin{array}{l} V_{\mathrm{GS}} = 10 \; V, \; V_{\mathrm{DD}} = 24 \; V, \\ I_{\mathrm{D}} = 1 \; A, \; R_{\mathrm{G}} = 6 \; \Omega \end{array}$		14.9	25	
Fall Time	t <sub>f</sub>			1.8	5.0	
Turn-On Delay Time	t <sub>d(ON)</sub>			7.8		ns
Rise Time	tr	V <sub>GS</sub> = 4.5 V, V <sub>DD</sub> = 24 V,		12.6		1
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$I_{\rm D}$ = 2.9 A, $R_{\rm G}$ = 2.5 $\Omega$		9.6		1
Fall Time	t <sub>f</sub>			2.8		1

7. Switching characteristics are independent of operating junction temperatures.

## **TYPICAL PERFORMANCE CURVES**



# **TYPICAL PERFORMANCE CURVES**




vs. Gate Resistance

http://onsemi.com 5

#### PACKAGE DIMENSIONS

#### **ChipFET**<sup>™</sup> CASE 1206A-03 ISSUE K

4




~	<ol> <li>DIMENSIONS A AND B EXCLUSIVE OF MOLD GATE BURRS.</li> <li>NO MOLD FLASH ALLOWED ON THE TOP AND BOTTOM LEAD SURFACE.</li> </ol>									
		м	ILLIMETE	RS		INCHES				
	DIM	MIN	NOM	MAX	MIN	NOM	MAX			
[	Α	1.00	1.05	1.10	0.039	0.041	0.043			
	b	0.25	0.30	0.35	0.010	0.012	0.014			
	С	0.10	0.15	0.20	0.004	0.006	0.008			
	D	2.95	3.05	3.10	0.116	0.120	0.122			
[	Е	1.55	1.65	1.70	0.061	0.065	0.067			
	е		0.65 BSC			0.025 BSC	;			
	e1		0.55 BSC		0.022 BSC					
l	L	0.28	0.35	0.42	0.011	0.014	0.017			
[	ΗE	1.80	1.90	2.00	0.071	0.075	0.079			
[	θ		5° NOM			5° NOM				

DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER. MOLD GATE BURRS SHALL NOT EXCEED 0.13 MM PER SIDE. LEADFRAME TO MOLDED BODY OFFSET IN HORIZONTAL

AND VERTICAL SHALL NOT EXCEED 0.08 MM.

#### SOLDERING FOOTPRINT



ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ScILLC's product/patent coverage may be accessed at www.onsemicom/site/pdf/Patent–Marking.pdf. reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implexit into the body or other application by surgering values and the support or surgical implexit into the soft or surgical implexit into the soft or surgical implexit on the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly. any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

For additional information, please contact your local

Sales Representative