

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







Dual N-Channel Power MOSFET with Integrated Schottky

30 V, High Side 11 A / Low Side 13 A, Dual N-Channel, WDFN (3 mm x 3 mm)

Features

- Co-Packaged Power Stage Solution to Minimize Board Space
- Low Side MOSFET with Integrated Schottky
- Minimized Parasitic Inductances
- Optimized Devices to Reduce Power Losses
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

Applications


- DC-DC Converters
- System Voltage Rails
- Point of Load



ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
Q1 Top FET	17.4 mΩ @ 10 V	44.6
30 V	25 mΩ @ 4.5 V	11 A
Q2 Bottom	13.3 mΩ @ 10 V	10.4
FET 30 V	20 mΩ @ 4.5 V	13 A



PIN CONNECTIONS

D1 4		5 S2				
D1 3 9	10 S1/D2	6 S2				
D1 2 D1		7 S2				
G1 1 📗		8 G2				
(Bottom View)						

MARKING DIAGRAM



WDFN8 CASE 511BP



4901 = Specific Device Code A = Assembly Location

Y = Year
WW = Work Week
Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

MAXIMUM RATINGS ($T_J = 25^{\circ}C$ unless otherwise stated)

Parameter		Symbol	Value	Unit		
Drain-to-Source Voltage	Q1	V_{DSS}	30	٧		
Drain-to-Source Voltage	Q2					
Gate-to-Source Voltage	Q1	V _{GS}	±20	V		
Gate-to-Source Voltage	Q2					
Continuous Drain Current R _{0JA} (Note 1)	ious Drain Current $R_{\theta JA}$ (Note 1) $T_A = 25^{\circ}C$					1
		T _A = 85°C	1		6.0	1.
		T _A = 25°C	Q2		9.6	A
		T _A = 85°C	1		6.9	1
Power Dissipation		T _A = 25°C	Q1	P_{D}	1.82	W
RθJA (Note 1)			Q2		1.88	1
Continuous Drain Current $R_{\theta JA} \le 10 \text{ s (Note 1)}$		T _A = 25°C	Q1	I _D	11	1
		T _A = 85°C			8	1.
	Steady	T _A = 25°C	Q2		13	Α
	State	T _A = 85°C			9.1	1
Power Dissipation		T _A = 25°C	Q1	P_{D}	3.23	W
$R_{\theta JA} \le 10 \text{ s (Note 1)}$			Q2		3.27	1
Continuous Drain Current		T _A = 25°C	Q1	I _D	5.5	
R _{θJA} (Note 2)		T _A = 85°C	1		4.0	1 ,
		T _A = 25°C	Q2		6.3	A
		T _A = 85°C	1		4.5	1
Power Dissipation		T _A = 25 °C	Q1	P_{D}	0.80	W
R ₀ JA (Note 2)			Q2		0.81	1
Pulsed Drain Current	•	TA = 25°C	Q1	I _{DM}	65	Α
		tp = 10 μs	Q2		70	1
Operating Junction and Storage Temperature		•	Q1	T _J , T _{STG}	-55 to +150	°C
			Q2			
Source Current (Body Diode)			Q1	I _S	4.2	Α
	Q2		6.0	1		
Drain to Source DV/DT		dV/dt	6	V/ns		
Single Pulse Drain-to-Source Avalanche Energy (T V_{GS} = 10 V, I_L = 9.0 A $_{pk}$, L = 0.3 mH, R_G = 25 Ω)	Q1	EAS	12	mJ		
Single Pulse Drain-to-Source Avalanche Energy (T V_{GS} = 10 V, I_{L} = 9.5 A_{pk} , L = 0.3 mH, R_{G} = 25 Ω)	Q2	EAS	13.5			
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		TL	260	°C		

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- Surface-mounted on FR4 board using 1 sq-in pad, 2 oz Cu
 Surface-mounted on FR4 board using the minimum recommended pad size of 90 mm²

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	FET	Symbol	Value	Unit
Junction-to-Ambient - Steady State (Note 3)	Q1	$R_{\theta JA}$	68.8	
	Q2	ľ	66.4	
Junction-to-Ambient - Steady State (Note 4)	Q1	$R_{\theta JA}$	156.4	0000
	Q2	ľ	153.9	°C/W
Junction–to–Ambient – (t ≤ 10 s) (Note 3)	Q1	$R_{\theta JA}$	38.7	
	Q2	,	38.2	

^{3.} Surface-mounted on FR4 board using 1 sq-in pad, 2 oz Cu

Parameter	FET	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS								
Drain-to-Source Break-	Q1	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		30			V
down Voltage	Q2				30			
Drain-to-Source Break-	Q1	V _{(BR)DSS}	(BR)DSS / T _J			18		mV / °C
down Voltage Temperature Coefficient	Q2	/ I J				15		
Zero Gate Voltage Drain	Q1	I _{DSS}	V _{GS} = 0 V,	T _J = 25°C			1	μΑ
Current			$V_{DS} = 24 \text{ V}$	T _J = 125°C			10	
	Q2		$V_{GS} = 0 \text{ V},$ $V_{DS} = 24 \text{ V}$	T _J = 25°C			500	
Gate-to-Source Leakage	Q1	I _{GSS}	V _{GS} = 0 V, VDS = ±20 V				±100	nA
Current		1					±100	
ON CHARACTERISTICS (Not	e 5)							
Gate Threshold Voltage	Q1	V _{GS(TH)}	$V_{GS(TH)}$ $V_{GS} = VDS$, $I_D = 250 \mu A$		1.2		2.2	V
	Q2				1.2		2.2]
Negative Threshold Temperature Coefficient	Q1	V _{GS(TH)} /	V _{GS(TH)} /			4.5		mV / °C
ature Coefficient	Q2	TJ				4.0		
Drain-to-Source On Resistance	Q1	R _{DS(on)}	V_{GS} = 10 V	I _D = 9 A		14	17.4	
ance			$V_{GS} = 4.5 V$	I _D = 9 A		20	25	mΩ
	Q2		V_{GS} = 10 V	I _D = 11 A		11	13.3	11152
			V_{GS} = 4.5 V	I _D = 11 A		16	20	
Forward Transconductance	Q1	9 _{FS}	V _{DS} = 1.5	V, I _D = 9 A		16		S
	Q2					18		
CHARGES, CAPACITANCES	& GATE	RESISTANCE	፤					
Input Capacitance	Q1	Corre				605		
при Сараскансе	Q2 C _{ISS}	USS				660		
Outrat Constitutes	Q1	Cooo	V _{GS} = 0 V, f = 1 MHz, V _{DS} = 15 V			190		pF
Output Capacitance	Q2	C _{OSS}	v _{GS} = 0 v, I = 1	wii iz, v _{DS} = 13 v		325] PI
Devenes Constitutes	Q1	C				102		
Reverse Capacitance	Q2 C _{RSS}					17.5		

^{4.} Surface-mounted on FR4 board using the minimum recommended pad size of 90 mm²

^{5.} Pulse Test: pulse width \leq 300 μ s, duty cycle \leq 2% 6. Switching characteristics are independent of operating junction temperatures.

ELECTRICAL CHARACTERISTICS (T₁ = 25°C unless otherwise specified)

Parameter	FET	Symbol	Test C	ondition	Min	Тур	Max	Unit
CHARGES, CAPACITANCE	S & GATE	RESISTANCE	E					
T. 10 . 0	Q1					6.5		
Total Gate Charge	Q2	Q _{G(TOT)}				5.0		
The stable Only Observe	Q1	0				1.1		nC
Threshold Gate Charge	ate Charge Q2	Q _{G(TH)}	V 45VV	45.1/4.1 0.4		1.1		
Cata to Source Charge	Q1		v _{GS} = 4.5 v, v _D	_S = 15 V; I _D = 9 A		1.9		
Gate-to-Source Charge	Q2	Q_GS				2.0		
Cata to Drain Chargo	Q1	0				3.2		
Gate-to-Drain Charge	Q2	Q2 Q _{GD}		1.46				
Total Cata Chargo	Q1	0	V 10 V V-	_S = 15 V; I _D = 9 A		12		20
Total Gate Charge	Q2	Q _{G(TOT)}	VGS = 10 V, VD	5 = 15 V; ID = 9 A		10.6		nC
SWITCHING CHARACTERIS	STICS (No	te 6)						
Turn-On Delay Time	Q1	1				8.0		ns
Turn-On Delay Time	Q2	Q2 t _{d(ON)}				7.5		
Rise Time	Q1	- t _r	V_{GS} = 4.5 V, V_{DS} = 15 V, I_{D} = 9 A, R_{G} = 3.0 Ω			7.2		
	Q2					11.2		
Turn-Off Delay Time	Q1	t _{d(OFF)}				11		
	Q2					11.6		
Fall Time	Q1	+.				3.3		
Tall Tille	Q2	t _f				1.9		
SWITCHING CHARACTERIS	STICS (No	te 6)						
Turn-On Delay Time	Q1	+				4.2		
Turri-On Delay Time	Q2	t _{d(ON)}				4.3		7
Rise Time	Q1	+			11.6			
nise fillle	Q2	t _r	V_{GS} = 10 V, V_{DS} = 15 V, I_D = 9 A, R_G = 3.0 Ω			11.4		
Turn Off Dolov Time	Q1					14.1		ns
Turn-Off Delay Time	Q2	t _{d(OFF)}				14.3		
	Q1	Q1 .				2.0		
Fall Time	Q2	t _f				1.3		<u>l</u>
DRAIN-SOURCE DIODE CH	IARACTE	RISTICS						
	0.4		V _{GS} = 0 V.	T _J = 25°C		0.80	1.2	2
Established	Q1	.,	$V_{GS} = 0 V$, $I_S = 3 A$	T _J = 125°C		0.65		.,
Forward Voltage	0.5	V_{SD}	V _{GS} = 0 V,	T _J = 25°C		0.50	0.80	
$\begin{array}{ c c c c c }\hline Q2 & & & VGS = 0 V\\ & & & & & & & \\ & & & & & & \\ & & & &$	I _S = 2 A	T _J = 125°C		0.45		\exists		

- 5. Pulse Test: pulse width \leq 300 μ s, duty cycle \leq 2% 6. Switching characteristics are independent of operating junction temperatures.

ELECTRICAL CHARACTERISTICS ($T_J = 25$ °C unless otherwise specified)

Parameter	FET	Symbol	Test Condition	Min	Тур	Max	Unit
DRAIN-SOURCE DIODE CHA	ARACTE	RISTICS		•			
Davisias Dassier Time	Q1				17.9		
Reverse Recovery Time	Q2	t _{RR}			23.3		
Charas Time	Q1	1-	7	9.0			
Charge Time	Q2	ta	V 0V d /d 400 A/ - 1 0 A		11.3		ns -
Discharge Time	Q1	11.	$V_{GS} = 0 \text{ V}, d_{IS}/d_t = 100 \text{ A/}\mu\text{s}, I_S = 3 \text{ A}$		9.0		
Discharge Time	Q2	tb		12		1	
Reverse Recovery Charge	Q1	_			8.0		nC
	Q2	Q_RR			12		
PACKAGE PARASITIC VALU	ES						
Carrier Indicators	Q1				0.36		
Source Inductance	Q2	L _S			0.36		nH
But led deser	Q1		L _D		0.054		
Drain Inductance	Q2	LD			0.054		nH
Gate Inductance	Q1		T _A = 25°C		1.3		
	Q2	L _G			1.3		nH
Gate Resistance	Q1	_			0.8		
	02	R_{G}			0.8		Ω


^{5.} Pulse Test: pulse width \leq 300 μ s, duty cycle \leq 2%

ORDERING INFORMATION

Device	Package	Shipping [†]
NTLLD4901NFTWG	WDFN8 (Pb-Free)	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{6.} Switching characteristics are independent of operating junction temperatures.



TYPICAL CHARACTERISTICS - Q1

V_{GS}, GATE-TO-SOURCE VOLTAGE (V)




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature





Figure 13. Thermal Response






Figure 20. Capacitance Variation




Figure 21. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 22. Resistive Switching Time Variation vs. Gate Resistance




Figure 23. Diode Forward Voltage vs. Current




Figure 24. Maximum Rated Forward Biased Safe Operating Area




Figure 25. Maximum Avalanche Energy vs. Starting Junction Temperature





Figure 26. Thermal Response

PACKAGE DIMENSIONS

WDFN8 3x3, 0.65P CASE 511BP ISSUE A



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and was are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opport

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative