

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







Dual N-Channel Power MOSFET with Integrated Schottky

30 V, High Side 18 A / Low Side 30 A, Dual N-Channel SO8FL

Features

- Co-Packaged Power Stage Solution to Minimize Board Space
- Low Side MOSFET with Integrated Schottky
- Minimized Parasitic Inductances
- Optimized Devices to Reduce Power Losses
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Applications


- DC-DC Converters
- System Voltage Rails
- Point of Load




ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
Q1 Top FET	6.5 mΩ @ 10 V	18 A
30 V	10 mΩ @ 4.5 V	10 A
Q2 Bottom	2.35 mΩ @ 10 V	30 A
FET 30 V	3.5 mΩ @ 4.5 V	30 A



PIN CONNECTIONS



MARKING DIAGRAM





4901NF = Specific Device Code

A = Assembly Location

Y = Year
W = Work Week
ZZ = Lot Traceability

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

MAXIMUM RATINGS ($T_J = 25^{\circ}C$ unless otherwise stated)

Parameter		Symbol	Value	Unit		
Drain-to-Source Voltage	Q1	V _{DSS}	30	٧		
Drain-to-Source Voltage	Q2					
Gate-to-Source Voltage	Q1	V _{GS}	±20	V		
Gate-to-Source Voltage			Q2			
Continuous Drain Current R _{θJA} (Note 1)		T _A = 25°C	Q1	I _D	13.5	
		T _A = 85°C			9.7	1 .
		T _A = 25°C	Q2		23.4	A
		T _A = 85°C	1		16.9	
Power Dissipation R _{θJA} (Note 1)	7	T _A = 25°C	Q1	P _D	1.90	W
			Q2		2.07	
Continuous Drain Current R _{θJA} ≤ 10 s (Note 1)		T _A = 25°C	Q1	I _D	18.2	
		T _A = 85°C	1		13.1	1
	Steady	T _A = 25°C	Q2		30.3	A
	State	T _A = 85°C	1		21.8	1
Power Dissipation $R_{\theta,JA} \le 10$ s (Note 1)	7	T _A = 25°C	Q1	P _D	3.45	W
			Q2		3.45	1
Continuous Drain Current R _{θJA} (Note 2)	7	T _A = 25°C	Q1	I _D	10.3	
		T _A = 85°C			7.4	1
		T _A = 25°C	Q2		17.9	A
		T _A = 85°C			12.9	1
Power Dissipation R _{θJA} (Note 2)	7	T _A = 25 °C	Q1	P _D	1.10	W
			Q2		1.20	1
Pulsed Drain Current		T _A = 25°C	Q1	I _{DM}	60	Α
		t _p = 10 μs	Q2		100	1
Operating Junction and Storage Temperature			Q1	T _J , T _{STG}	-55 to +150	°C
	Q2					
Source Current (Body Diode)				I _S	3.4	Α
	Q2	-	4.9			
Drain to Source dV/dt	<u>. </u>	dV/dt	6	V/ns		
Single Pulse Drain-to-Source Avalanche Energy (T	Q1	EAS	28.8	mJ		
Single Pulse Drain-to–Source Avalanche Energy ($T_J = 25C$, $V_{DD} = 50$ V, $V_{GS} = 10$ V, $I_L = XX$ A_{pk} , $L = 0.1$ mH, $R_G = 25$ Ω)				EAS	115	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		T _L	260	°C		

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Surface—mounted on FR4 board using 1 sq-in pad, 2 oz Cu.

2. Surface—mounted on FR4 board using the minimum recommended pad size of 100 mm².

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	FET	Symbol	Value	Unit
Junction-to-Ambient - Steady State (Note 3)	Q1	$R_{\theta JA}$	65.9	
	Q2		60.5	
Junction-to-Ambient - Steady State (Note 4)	Q1	$R_{\theta JA}$	113.2	00.004
	Q2		104	°C/W
Junction-to-Ambient - (t ≤ 10 s) (Note 3)	Q1	$R_{\theta JA}$	36.2	
	Q2		36.2	

Parameter	FET	Symbol	Test Condition		Min	Тур	Max	Unit	
OFF CHARACTERISTICS									
Drain-to-Source Break-	Q1	$V_{(BR)DSS}$	$V_{(BR)DSS}$ $V_{GS} = 0 \text{ V, } I_D = 250 \mu\text{A}$		30			V	
down Voltage	Q2		V _{GS} = 0 V	/, I _D = 1 mA	30				
Drain-to-Source Break-	Q1	V _{(BR)DSS}				18		mV /	
down Voltage Temperature Coefficient	Q2	`/Ť _J				15		°C	
Zero Gate Voltage Drain	Q1	I _{DSS} V _{GS} = 0 V, V _{DS} = 24 V	$T_J = 25^{\circ}C$			1	μΑ		
Current			V _{DS} = 24 V	V _{DS} = 24 V	T _J = 125°C			10	
	Q2	-	$V_{GS} = 0 \text{ V},$ $V_{DS} = 24 \text{ V}$	T _J = 25°C			500		
Gate-to-Source Leakage	Q1	I _{GSS}	$V_{GS} = 0 V,$	VDS = ±20 V			±100	nA	
Current	Q2						±100		
ON CHARACTERISTICS (No	te 5)				-		-		
Gate Threshold Voltage	Q1	V _{GS(TH)}	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$		1.2		2.2	V	
	Q2				1.2		2.2	1	
		1							

Gate Threshold Voltage	Q1	V _{GS(TH)}	$V_{GS} = V_{DS}$, $I_D = 250 \mu A$		1.2		2.2	V
	Q2				1.2		2.2	
Negative Threshold Temper- ature Coefficient	Q1	V _{GS(TH)} /				4.5		mV / °C
ature Coefficient	Q2	IJ				4.0		10
Drain-to-Source On Resist-	Q1	R _{DS(on)}	V _{GS} = 10 V	I _D = 10 A		5.2	6.5	
ance			V _{GS} = 4.5 V	I _D = 10 A		8.0	10	mO
	Q2		V _{GS} = 10 V	I _D = 20 A		1.9	2.35	mΩ
			V _{GS} = 4.5 V	I _D = 20 A		2.8	3.5	
Forward Transconductance	Q1	9FS	$V_{DS} = 1.5 \text{ V}, I_D = 10 \text{ A}$			28		S
	Q2					45		

Surface–mounted on FR4 board using 1 sq-in pad, 2 oz Cu.
 Surface–mounted on FR4 board using the minimum recommended pad size of 100 mm².

^{5.} Pulse Test: pulse width \leq 300 μ s, duty cycle \leq 2%.
6. Switching characteristics are independent of operating junction temperatures.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	FET	Symbol	Test Condition	Min	Тур	Max	Unit
CHARGES, CAPACITANCES & GATE RESISTANCE							
	Q1				1150		
Input Capacitance	Q2	C _{ISS}			2950		
0.1.1.0	Q1	0	V 0V6 4MI- V 45V		360		
Output Capacitance	Q2	C _{OSS}	$V_{GS} = 0 \text{ V, f} = 1 \text{ MHz, V}_{DS} = 15 \text{ V}$		1100		pF
Deverse Consolitance	Q1	0	Press		105		
Reverse Capacitance	Q2	CRSS			82		
Total Cata Chargo	Q1	0			9.7		
Total Gate Charge	Q2	$Q_{G(TOT)}$			20		
Throphold Cata Chargo	Q1	0			1.1		
Threshold Gate Charge	Q2	Q _{G(TH)}	V 45VV 15V/L 10A		2.7		nC
Cata to Source Charge	Q1	0	$V_{GS} = 4.5 \text{ V}, V_{DS} = 15 \text{ V}; I_D = 10 \text{ A}$		3.3		iiC
Gate-to-Source Charge	Q2	Q_{GS}			7.3		
Gate-to-Drain Charge	Q1	0			3.7		
Gate-to-Drain Gharge	Q2	Q_{GD}			5.3		
	Q1	0	V _{GS} = 10 V, V _{DS} = 15 V; I _D = 10 A		19.1		nC
Total Gate Charge	Q2	Q _{G(TOT)}			42.7		
SWITCHING CHARACTERIS	TICS (No	te 6)					
Turn-On Delay Time	Q1	tuon			9.0		
Turn-On Delay Time	Q2	t _{d(ON)}			14		
Rise Time	Q1				15		
ruse rime	Q2	t _r	V_{GS} = 4.5 V, V_{DS} = 15 V, I_{D} = 10 A, R_{G} = 3.0 Ω		16		ne
Turn-Off Delay Time	Q1	t.vorr)	$I_D = 10 \text{ A}, R_G = 3.0 \Omega$		14		ns
rum-on belay filme	Q2	t _{d(OFF)}			25		
Fall Time	Q1	t,		4.0			
i all fillie	Q2	t _f			7.0		
SWITCHING CHARACTERIS	TICS (No	te 6)					
Turn, On Dolay Timo	Q1	tuan			6.0		
Rise Time	Q2	t _{d(ON)}			10		
	Q1	+			14		
	Q2	t _r	V_{GS} = 10 V, V_{DS} = 15 V, I_{D} = 10 A, R_{G} = 3.0 Ω		15		ne
	off Delay Time Q1 t	t.vo==:	$I_D = 10 \text{ A}, R_G = 3.0 \Omega$		17		ns
rum-on belay fille		t _{d(OFF)}			32		
Fall Time	Q1	+.			3.0		
Fall Time	Q2	t _f			5.0		

^{5.} Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
6. Switching characteristics are independent of operating junction temperatures.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	FET	Symbol	Test Co	Min	Тур	Max	Unit	
DRAIN-SOURCE DIODE CH	ARACTE	RISTICS			•	•		•
	04		$l_S = 3 \text{ A}$ T	T _J = 25°C		0.75	1.0	V
Famour Mallana	Q1	.,		T _J = 125°C		0.62		
Forward Voltage	00	V_{SD}	$V_{GS} = 0 V$	T _J = 25°C		0.45	0.70	
	Q2		$V_{GS} = 0 V$, $I_S = 2 A$	T _J = 125°C		0.37		1
Daviera Danassani Tima	Q1					23		
Reverse Recovery Time	Q2	t _{RR}				40		1
Chausa Tima	Q1	ta				12]
Charge Time	Q2		$V_{GS} = 0 \text{ V, } d_{IS}/d_t = 100 \text{ A/}\mu\text{s, } I_S = 3 \text{ A}$			21		ns
Discharge Time	Q1	+la				11		
Discharge fillie	Q2	ເນ				19		
Reverse Recovery Charge	Q1					12		nC
neverse necovery charge	Q2	Q _{RR}	₩RH .			40		IIC
PACKAGE PARASITIC VALU	ES							
Source Inductance	Q1	l a				0.38		nH
Source madciance	Q2	L _S				0.65		11111
Drain Inductance	Q1	- L _D	T _A = 25°C			0.054		nH
Diam inductance	Q2					0.007		11111
Gata Industance	Q1					1.5		nH
Gate Inductance	Q2	L _G				1.5		
Gate Resistance	Q1	RG				0.8		
Gale nesisiance	Q2					8.0		Ω


ORDERING INFORMATION

Device	Package	Shipping [†]
NTMFD4901NFT1G	DFN8 (Pb-Free)	1500 / Tape & Reel
NTMFD4901NFT3G	DFN8 (Pb-Free)	5000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{5.} Pulse Test: pulse width \leq 300 μ s, duty cycle \leq 2%.
6. Switching characteristics are independent of operating junction temperatures.


TYPICAL CHARACTERISTICS - Q1



vs. Voltage

Temperature

TYPICAL CHARACTERISTICS - Q1



0.0

0.1

0.2

0.3

 $\label{eq:RG} \textbf{R}_{\textbf{G}}, \textbf{GATE RESISTANCE} \ (\Omega) \\ \textbf{Figure 9. Resistive Switching Time Variation} \\ \textbf{vs. Gate Resistance} \\$

10

 $\label{eq:VSD} V_{SD}, SOURCE-TO-DRAIN \ VOLTAGE \ (V)$ Figure 10. Diode Forward Voltage vs. Current

0.5


0.6

0.7

0.8

0.9

0.4



100

Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Thermal Response





Figure 17. On–Resistance Variation with Temperature

Figure 18. Drain-to-Source Leakage Current vs. Voltage






Figure 20. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 21. Resistive Switching Time Variation vs. Gate Resistance




Figure 22. Diode Forward Voltage vs. Current




Figure 23. Maximum Rated Forward Biased Safe Operating Area





Figure 24. Thermal Response

PACKAGE DIMENSIONS

DFN8 5x6, 1.27P Dual Flag (SO8FL-Dual-Asymmetrical) CASE 506BX



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and was a registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative