imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Dual N-Channel Power MOSFET with Integrated Schottky

30 V, High Side 18 A / Low Side 23 A, Dual N-Channel SO8FL

Features

- Co-Packaged Power Stage Solution to Minimize Board Space
- Low Side MOSFET with Integrated Schottky
- Minimized Parasitic Inductances
- Optimized Devices to Reduce Power Losses
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Applications


- DC-DC Converters
- System Voltage Rails
- Point of Load



ON Semiconductor®

www.onsemi.com

| V _{(BR)DSS} | R _{DS(ON)} MAX | I _D MAX |
|----------------------|-------------------------|--------------------|
| Q1 Top FET | 6.5 mΩ @ 10 V | 10 4 |
| 30 V | 10 mΩ @ 4.5 V | 18 A |
| Q2 Bottom | 4.1 mΩ @ 10 V | 23 A |
| FET 30 V | 6.2 mΩ @ 4.5 V | 23 A |



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

MAXIMUM RATINGS ($T_J = 25^{\circ}C$ unless otherwise stated)

| Parameter | | Symbol | Value | Unit | | | |
|--|-----------------|------------------------|-------|-----------------------------------|-------------|----|--|
| Drain-to-Source Voltage | Q1 | V _{DSS} | 30 | V | | | |
| Drain-to-Source Voltage | Q2 | | | | | | |
| Gate-to-Source Voltage | Q1 | V _{GS} | ±20 | V | | | |
| Gate-to-Source Voltage | Q2 | | | | | | |
| Continuous Drain Current $R_{\theta JA}$ (Note 1) | | $T_A = 25^{\circ}C$ | Q1 | ۱ _D | 13.5 | | |
| | | T _A = 85°C | | | 9.7 | | |
| | | $T_A = 25^{\circ}C$ | Q2 | | 17.5 | A | |
| | | T _A = 85°C | | | 12.6 | | |
| Power Dissipation | 1 | T _A = 25°C | Q1 | PD | 1.90 | W | |
| R0JA (Note 1) | | | Q2 | | 1.99 | | |
| Continuous Drain Current $R_{\theta JA} \le 10 \text{ s}$ (Note 1) | | T _A = 25°C | Q1 | ۱ _D | 18.2 | | |
| | | T _A = 85°C | | | 13.1 | | |
| | Steady | T _A = 25°C | Q2 | | 23 | A | |
| | State | T _A = 85°C | | | 16.6 | | |
| Power Dissipation | | T _A = 25°C | Q1 | PD | 3.45 | W | |
| $R_{\theta JA} \le 10 \text{ s} (\text{Note } 1)$ | | | Q2 | | 3.45 | | |
| Continuous Drain Current | | T _A = 25°C | Q1 | I _D | 10.3 | | |
| R _{0JA} (Note 2) | | T _A = 85°C | | | 7.4 | | |
| | | T _A = 25°C | Q2 | | 13.3 | A | |
| | | T _A = 85°C | | | 9.6 | | |
| Power Dissipation | | T _A = 25 °C | Q1 | PD | 1.10 | W | |
| R _{0JA} (Note 2) | | | Q2 | | 1.16 | | |
| Pulsed Drain Current | | TA = 25°C | Q1 | I _{DM} | 60 | Α | |
| | | tp = 10 μs | Q2 | | 80 | | |
| Operating Junction and Storage Temperature | | | Q1 | T _J , T _{STG} | -55 to +150 | °C | |
| | | | Q2 | | | | |
| Source Current (Body Diode) | | | | ا _S | 3.4 | Α | |
| | Q2 | | 4.9 | | | | |
| Drain to Source dV/dt | | dV/dt | 6.0 | V/ns | | | |
| Single Pulse Drain-to-Source Avalanche Energy (T | Q1 | EAS | 28.8 | mJ | | | |
| $V_{DD} = 50 \text{ V}, \text{ V}_{GS} = 10 \text{ V}, \text{ I}_{L} = XX \text{ A}_{pk}, \text{ L} = 0.1 \text{ mH}, \text{ R}_{O}$ | $G = 25 \Omega$ | 27 A | Q2 | EAS | 36.5 | | |
| Lead Temperature for Soldering Purposes (1/8" from case for 10 s) | | ΤL | 260 | °C | | | |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
Surface-mounted on FR4 board using 1 sq-in pad, 2 oz Cu.
Surface-mounted on FR4 board using the minimum recommended pad size of 100 mm².

THERMAL RESISTANCE MAXIMUM RATINGS

| Parameter | FET | Symbol | Value | Unit |
|--|-----|------------------|-------|------|
| Junction-to-Ambient - Steady State (Note 3) | Q1 | $R_{	hetaJA}$ | 65.9 | |
| | Q2 | | 62.8 | |
| Junction-to-Ambient - Steady State (Note 4) | Q1 | R _{0JA} | 113.2 | °C/W |
| | Q2 | | 108 | 0/00 |
| Junction–to–Ambient – (t \leq 10 s) (Note 3) | Q1 | R_{\thetaJA} | 36.2 | |
| | Q2 | | 36.2 | |

Surface-mounted on FR4 board using 1 sq-in pad, 2 oz Cu.
 Surface-mounted on FR4 board using the minimum recommended pad size of 100 mm².

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise specified)

| Parameter | FET | Symbol | Test Condition | | Min | Тур | Max | Unit |
|---|------|--|--|---------------------------|-----|-----|------|------------|
| OFF CHARACTERISTICS | - | | | | - | | - | |
| Drain-to-Source Break- | Q1 | V _{(BR)DSS} | V_{GS} = 0 V, I_D = 250 μ A | | 30 | | | V |
| down Voltage | Q2 | | $V_{GS} = 0 V,$ | I _D = 1.0 mA | 30 | | | |
| Drain-to-Source Break- | Q1 | V _{(BR)DSS} / T _J | | | | 18 | | mV / °C |
| down Voltage Temperature Coefficient | Q2 | / IJ | | | | 15 | | °C |
| Zero Gate Voltage Drain | Q1 | I _{DSS} | V _{GS} = 0 V, V _{DS} = 24 V | $T_J = 25^{\circ}C$ | | | 1 | μΑ |
| Current | | | $V_{DS} = 24 V$ | T _J = 125°C | | | 10 | |
| | Q2 | | V _{GS} = 0 V, V _{DS} = 24 V | $T_J = 25^{\circ}C$ | | | 500 | |
| Gate-to-Source Leakage | Q1 | I _{GSS} | V_{GS} = 0 V, VDS = ±20 V | | | | ±100 | nA |
| Current | Q2 | | | | | | ±100 | |
| ON CHARACTERISTICS (Not | e 5) | | | | | | | |
| Gate Threshold Voltage | Q1 | V _{GS(TH)} | V _{GS} = VDS | , I _D = 250 μA | 1.2 | | 2.2 | V |
| | Q2 | | | | 1.2 | | 2.2 | |
| Negative Threshold Temper- ature Coefficient | Q1 | V _{GS(TH)} / T _J | | | | 4.5 | | mV / °C |
| ature obenicient | Q2 | IJ | | | | 4.0 | | U |
| Drain-to-Source On Resist- ance | Q1 | R _{DS(on)} | V _{GS} = 10 V | I _D = 10 A | | 5.2 | 6.5 | |
| ance | | | $V_{GS} = 4.5 V$ | I _D = 10 A | | 8.0 | 10 | mΩ |
| | Q2 | | V _{GS} = 10 V | I _D = 15 A | | 3.3 | 4.1 | 11152 |
| | | | $V_{GS} = 4.5 V$ | I _D = 15 A | | 5.0 | 6.2 | |
| Forward Transconductance | Q1 | 9fs | V _{DS} = 1.5 | V, I _D = 10 A | | 28 | | S |
| | Q2 | | | | | 35 | |] |

CHARGES, CAPACITANCES & GATE RESISTANCE

| Innut Canaditanaa | Q1 | 0 | | 1150 | |
|---------------------|----|------------------|--|------|----|
| Input Capacitance | Q2 | C _{ISS} | | 1590 | |
| Output Canaaitanaa | Q1 | 0 | V _{GS} = 0 V, f = 1 MHz, V _{DS} = 15 V | 360 | рF |
| Output Capacitance | Q2 | C _{OSS} | $v_{GS} = 0 v, t = t mn2, v_{DS} = 15 v$ | 813 | рг |
| Roverse Canasitanas | Q1 | 0 | | 105 | |
| Reverse Capacitance | Q2 | C _{RSS} | | 83 | |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
5. Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
6. Switching characteristics are independent of operating junction temperatures.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise specified)

| Parameter | FET | Symbol | Test Co | ondition | Min | Тур | Max | Unit |
|------------------------------------|----------------|---------------------|---|--|------|------|-----|------|
| CHARGES, CAPACITANCE | S & GATE | RESISTANC | E | | | | | |
| T + O + O | Q1 | | | | | 9.7 | | |
| otal Gate Charge Q2 | Q2 | Q _{G(TOT)} | | | | 11.5 | | 1 |
| | Q1 | | | | 1.1 | | | |
| Threshold Gate Charge | Q2 | Q _{G(TH)} | | | | 1.4 | | |
| Cata ta Caura Obarra | Q1 | 0 | $v_{GS} = 4.5 V, V_{DS}$ | _s = 15 V; I _D = 10 A | | 3.3 | | nC |
| Gate-to-Source Charge | Q2 | Q _{GS} | | | | 4.2 | | |
| Cata ta Drain Charge | Q1 | 0 | | | | 3.7 | | |
| Gate-to-Drain Charge | Q2 | Q _{GD} | | | | 3.4 | | |
| Total Cata Charge | Q1 | 0 | | 15 \/. 1 10 4 | | 19.1 | | nC |
| Total Gate Charge | Q2 | Q _{G(TOT)} | $v_{\rm GS} = 10$ v, $v_{\rm DS}$ | = 15 V; I _D = 10 A | | 24.9 | | |
| SWITCHING CHARACTERIS | STICS (No | te 6) | | | | | | |
| Turn–On Delay Time | Q1 | t _{d(ON)} | | | | 9.0 | | |
| Tum-On Delay Time | Q2 | | - | | 10.5 | | | |
| Rise Time | Q1 | + | | | | 15 | | |
| | Q2 | t _r | V_{GS} = 4.5 V, V_{DS} = 15 V, I _D = 10 A, R _G = 3.0 Ω | | | 15.2 | | ns |
| Turn-Off Delay Time | Q1 | | $I_{\rm D}$ = 10 A, R _G = 3.0 Ω | | 14 | | | |
| Tum-On Delay Time | Q2 | ^t d(OFF) | | 17.7 | | | | |
| Fall Time | Q1 | t _f | | | | 4.0 | | |
| | Q2 | ч | | | | 4.7 | | |
| SWITCHING CHARACTERIS | STICS (No | te 6) | | | | - | | - |
| Turn–On Delay Time | Q1 | t _{d(ON)} | | | | 6.0 | | |
| | Q2 | | | | | 7.0 | | |
| Rise Time | Q1 | | | | | 14 | | |
| | Q2 | ч | t_r V _{GS} = 10 V, V _{DS} = 15 V, I _D = 10 A, R _G = 3.0 Ω | | | 14 | | ns |
| Turn–Off Delay Time | Q1 | t _{d(OFF)} | I_D = 10 A, R_G = 3.0 Ω | | | 17 | | 113 |
| | Q2 | u(UFF) | | | | 22 | | |
| Q1 | t _f | | | 3.0 | | | | |
| | Q2 | | | | | 3.3 | | |
| DRAIN-SOURCE DIODE CH | IARACTE | RISTICS | | 1 | | | T | 1 |
| | Q1 | | $V_{GS} = 0 V,$ $I_{S} = 3 A$ | $T_J = 25^{\circ}C$ | | 0.75 | 1.0 | |
| Forward Voltage | <u> </u> | V _{SD} | I _S = 3 A | $T_J = 125^{\circ}C$ | | 0.62 | | v |
| | | • 50 | $T_{1} = 25^{\circ}C$ | | 0.37 | 0.70 | ľ | |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 5. Pulse Test: pulse width \leq 300 µs, duty cycle \leq 2%. 6. Switching characteristics are independent of operating junction temperatures.

 $V_{GS} = 0 V,$ $I_S = 2 A$

 $T_{\rm J}=25^{\circ}C$

T_J = 125°C

0.31

Q2

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise specified)

| Parameter | FET | Symbol | Test Condition | Min | Тур | Max | Unit | | |
|------------------------------------|-----|-----------------|-----------------|-----|--|-----|------|--|--|
| DRAIN-SOURCE DIODE CHARACTERISTICS | | | | | | | | | |
| | Q1 | | | | 23 | | ns | | |
| Reverse Recovery Time | Q2 | t _{RR} | ^t RR | | 24.5 | | | | |
| Charge Time | Q1 | | | | 12 | | | | |
| Charge Time | Q2 | ta | | | 13 | | | | |
| Disabarra Tima | Q1 | tb | مالد | th | V_{GS} = 0 V, d_{IS}/d_t = 100 A/µs, I_S = 3 A | | 11 | | |
| Discharge Time | Q2 | | ίD | | 11.5 | | | | |
| Deverse Desevery Charge | Q1 | 0 | | | 12 | | 20 | | |
| Reverse Recovery Charge | Q2 | Q _{RR} | | | 24 | | nC | | |

PACKAGE PARASITIC VALUES

| Courses laduateness | Q1 | 1 | | 0.38 | |
|---------------------|----|----------------|---------------------|-------|----|
| Source Inductance | Q2 | LS | | 0.65 | nH |
| Dusin Industance | Q1 | | | 0.054 | |
| Drain Inductance | Q2 | LD | | 0.007 | nH |
| Cata Industance | Q1 | | $T_A = 25^{\circ}C$ | 1.5 | |
| Gate Inductance | Q2 | L _G | | 1.5 | nH |
| Gate Resistance | Q1 | Р | | 0.8 | Ω |
| Gale Resistance | Q2 | R _G | | 0.8 | 52 |


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 5. Pulse Test: pulse width \leq 300 µs, duty cycle \leq 2%.


6. Switching characteristics are independent of operating junction temperatures.


ORDERING INFORMATION


| Device | Package | Shipping [†] |
|----------------|-------------------|-----------------------|
| NTMFD4902NFT1G | DFN8 (Pb–Free) | 1500 / Tape & Reel |
| NTMFD4902NFT3G | DFN8 (Pb–Free) | 5000 / Tape & Reel |

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.











PACKAGE DIMENSIONS



CASE 506BX



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the an are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product for any such unintended or unauthorized application. Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This liter

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative