



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





ARM Cortex®-M0

32-BIT MICROCONTROLLER

**NuMicro™ Family
NUC122 Datasheet**

The information described in this document is the exclusive intellectual property of Nuvoton Technology Corporation and shall not be reproduced without permission from Nuvoton.

Nuvoton is providing this document only for reference purposes of NuMicro™ microcontroller based system design. Nuvoton assumes no responsibility for errors or omissions.

All data and specifications are subject to change without notice.

For additional information or questions, please contact: Nuvoton Technology Corporation.

www.nuvoton.com

TABLE OF CONTENTS

| | |
|---------------------------------------------------------------------|----|
| LIST OF FIGURES | 4 |
| LIST OF TABLES | 5 |
| 1 GENERAL DESCRIPTION | 6 |
| 2 FEATURES | 7 |
| 2.1 NuMicro™ NUC122 Features..... | 7 |
| 3 PARTS INFORMATION LIST AND PIN CONFIGURATION | 10 |
| 3.1 NuMicro™ NUC122 Products Selection Guide | 10 |
| 3.2 NuMicro™ NUC122 Pin Diagram | 11 |
| 3.2.1 NuMicro™ NUC122 LQFP 64-pin | 11 |
| 3.2.2 NuMicro™ NUC122 LQFP 48-pin | 12 |
| 3.2.3 NuMicro™ NUC122 QFN 33-pin..... | 13 |
| 3.3 NuMicro™ NUC122 Pin Description | 14 |
| 3.3.1 NuMicro™ NUC122 Pin Description for LQFP64/LQFP48/QFN33 | 14 |
| 4 BLOCK DIAGRAM | 18 |
| 4.1 NuMicro™ NUC122 Block Diagram | 18 |
| 5 FUNCTIONAL DESCRIPTION..... | 19 |
| 5.1 ARM® Cortex®-M0 Core..... | 19 |
| 5.2 System Manager..... | 21 |
| 5.2.1 Overview | 21 |
| 5.2.2 System Reset | 21 |
| 5.2.3 System Power Distribution | 22 |
| 5.2.4 System Timer (SysTick) | 23 |
| 5.2.5 Nested Vectored Interrupt Controller (NVIC) | 24 |
| 5.3 Clock Controller | 28 |
| 5.3.1 Overview | 28 |
| 5.3.2 Clock Generator | 29 |
| 5.3.3 System Clock & SysTick Clock..... | 30 |
| 5.3.4 Peripherals Clock | 31 |
| 5.3.5 Power Down Mode Clock | 31 |
| 5.4 FLASH MEMORY CONTROLLER (FMC) | 32 |
| 5.4.1 Overview | 32 |
| 5.4.2 Features | 32 |
| 5.5 General Purpose I/O (GPIO) | 33 |
| 5.5.1 Overview and Features | 33 |
| 5.5.2 Function Description..... | 33 |
| 5.6 Timer Controller (TMR)..... | 35 |
| 5.6.1 Overview | 35 |
| 5.6.2 Features | 35 |
| 5.7 PWM Generator and Capture Timer (PWM) | 36 |
| 5.7.1 Overview | 36 |
| 5.7.2 Features | 37 |

| | | |
|--------|-------------------------------------------------------------------------------------|----|
| 5.8 | Watchdog Timer (WDT)..... | 38 |
| 5.8.1 | Features..... | 39 |
| 5.9 | Real Time Clock (RTC)..... | 40 |
| 5.9.1 | Overview..... | 40 |
| 5.9.2 | Features..... | 40 |
| 5.10 | UART Interface Controller (UART)..... | 41 |
| 5.10.1 | Overview..... | 41 |
| 5.10.2 | Features..... | 43 |
| 5.11 | PS/2 Device Controller (PS2D)..... | 44 |
| 5.11.1 | Overview..... | 44 |
| 5.11.2 | Features..... | 44 |
| 5.12 | I ² C Serial Interface Controller (Master/Slave) (I ² C)..... | 45 |
| 5.12.1 | Overview..... | 45 |
| 5.13 | Serial Peripheral Interface (SPI)..... | 47 |
| 5.13.1 | Overview..... | 47 |
| 5.13.2 | Features..... | 47 |
| 5.14 | USB Device Controller (USB)..... | 48 |
| 5.14.1 | Overview..... | 48 |
| 5.14.2 | Features..... | 48 |
| 6 | ELECTRICAL CHARACTERISTICS..... | 49 |
| 6.1 | Absolute Maximum Ratings..... | 49 |
| 6.2 | DC Electrical Characteristics..... | 50 |
| 6.2.1 | NuMicro™ NUC122 DC Electrical Characteristics..... | 50 |
| 6.3 | AC Electrical Characteristics..... | 54 |
| 6.3.1 | External 4~24 MHz High Speed Crystal AC Electrical Characteristics..... | 54 |
| 6.3.2 | External 4~24 MHz High Speed Crystal..... | 54 |
| 6.3.3 | External 32.768 KHz Low Speed Crystal..... | 55 |
| 6.3.4 | Internal 22.1184 MHz High Speed Oscillator..... | 55 |
| 6.3.5 | Internal 10 KHz Low Speed Oscillator..... | 55 |
| 6.4 | Analog Characteristics..... | 56 |
| 6.4.1 | Specification of LDO & Power management..... | 56 |
| 6.4.2 | Specification of Low Voltage Reset..... | 57 |
| 6.4.3 | Specification of Brownout Detector..... | 57 |
| 6.4.4 | Specification of Power-On Reset (5 V)..... | 57 |
| 6.4.5 | Specification of USB PHY..... | 58 |
| 6.5 | SPI Dynamic Characteristics..... | 59 |
| 6.5.1 | Dynamic Characteristics of Data Input and Output Pin..... | 59 |
| 7 | PACKAGE DIMENSIONS..... | 61 |
| 7.1 | 64L LQFP (7x7x1.4mm footprint 2.0 mm)..... | 61 |
| 7.2 | 48L LQFP (7x7x1.4mm footprint 2.0mm)..... | 62 |
| 7.3 | 33L QFN (5x5x0.8mm)..... | 63 |
| 8 | REVISION HISTORY..... | 64 |

List of Figures

| | |
|------------------------------------------------------------|----|
| Figure 5-1 Functional Controller Diagram | 19 |
| Figure 5-2 NuMicro™ NUC122 Power Distribution Diagram..... | 22 |
| Figure 5-3 Clock Generator Global View Diagram..... | 28 |
| Figure 5-4 Clock Generator Block Diagram | 29 |
| Figure 5-5 System Clock Block Diagram | 30 |
| Figure 5-6 SysTick Clock Control Block Diagram | 30 |
| Figure 5-7 Push-Pull Output..... | 33 |
| Figure 5-8 Open-Drain Output | 34 |
| Figure 5-9 Quasi-bidirectional I/O Mode | 34 |
| Figure 5-10 Timing of Interrupt and Reset Signals | 39 |
| Figure 5-11 I ² C Bus Timing..... | 45 |
| Figure 6-1 Typical Crystal Application Circuit | 54 |
| Figure 6-2 SPI Master Mode Timing | 59 |
| Figure 6-3 SPI Slave Mode Timing | 60 |

List of Tables

| | |
|------------------------------------------------------------|----|
| Table 1-1 Connectivity Supported Table..... | 6 |
| Table 5-1 Exception Model | 25 |
| Table 5-2 System Interrupt Map..... | 26 |
| Table 5-3 Vector Table Format | 27 |
| Table 5-4 Watchdog Timer Time-out Interval Selection | 38 |
| Table 5-5 UART Baud Rate Equation..... | 41 |
| Table 5-6 UART Baud Rate Setting Table | 42 |

1 GENERAL DESCRIPTION

The NuMicro™ NUC122 series are 32-bit microcontrollers with Cortex®-M0 core runs up to 60 MHz, up to 32K/64K-byte embedded flash, 4K/8K-byte embedded SRAM, and 4K-byte loader ROM for the In System Program (ISP) function. It also integrates Timers, Watchdog Timer, RTC, UART, SPI, I²C, PWM Timer, GPIO, USB 2.0 Full Speed Device, Low Voltage Reset Controller and Brownout Detector.

| Product Line | UART | SPI | I ² C | USB | PS/2 |
|--------------|------|-----|------------------|-----|------|
| NUC122 | Y | Y | Y | Y | Y |

Table 1-1 Connectivity Supported Table

2 FEATURES

2.1 NuMicro™ NUC122 Features

- Core
 - ARM® Cortex®-M0 core runs up to 60 MHz
 - One 24-bit system timer
 - Support low power sleep mode
 - Single-cycle 32-bit hardware multiplier
 - NVIC for the 32 interrupt inputs, each with 4-levels of priority
 - Serial Wire Debug supports with 2 watchpoints/4 breakpoints
- Wide operating voltage ranges from 2.5 V to 5.5 V
- Flash Memory
 - 32K/64K bytes Flash for program code
 - 4KB Flash for ISP loader
 - Support In System Program (ISP) function to update Application code
 - 512 bytes page erase for Flash
 - 4KB Data Flash
 - Support 2 wire In Circuit Program (ICP) function to update code through SWD/ICE interface
 - Support fast parallel programming mode by external programmer
- SRAM Memory
 - 4K/8K bytes embedded SRAM
- Clock Control
 - Flexible selection from different clock sources
 - Built-in 22.1184 MHz high speed OSC for system operation
 - Trimmed to $\pm 1\%$ at $+25\text{ }^\circ\text{C}$ and $V_{DD} = 3.3\text{ V}$
 - Trimmed to $\pm 5\%$ at $-40\text{ }^\circ\text{C} \sim +85\text{ }^\circ\text{C}$ and $V_{DD} = 2.5\text{ V} \sim 5.5\text{ V}$
 - Built-in 10 KHz low speed OSC for Watchdog Timer and Wake-up operation
 - Support one PLL, up to 60 MHz, for high performance system operation
 - External 4~24 MHz high speed crystal input for USB and precise timing operation
 - External 32.768 KHz low speed crystal input for RTC function and low power system operation
- GPIO
 - Four I/O modes:
 - Quasi bi-direction
 - Push-Pull output
 - Open-Drain output
 - Input only with high impedance
 - TTL/Schmitt trigger input selectable
 - I/O pin can be configured as interrupt source with edge/level setting
 - High driver and high sink IO mode support
- Timers
 - 4 sets of 32-bit timers with 24-bit counters and one 8-bit prescaler
 - Counter auto reload



- Watchdog Timer
 - Multiple clock sources
 - 8 selectable time-out period from 1.6 ms ~ 26.0 sec (depends on clock source)
 - WDT can wake-up from power down or idle mode
 - Interrupt or reset selectable while Watchdog Timer time-out
- RTC
 - Support software compensation by setting frequency compensate register (FCR)
 - Support RTC counter (second, minute, hour) and calendar counter (day, month, year)
 - Support Alarm registers (second, minute, hour, day, month, year)
 - 12-hour or 24-hour mode
 - Automatic leap year recognition
 - Support time tick interrupt
 - Support wake-up function
- PWM/Capture
 - Built-in up to two 16-bit PWM generators provide four PWM outputs or two complementary paired PWM outputs
 - Each PWM generator equipped with one clock source selector, one clock divider, one 8-bit prescaler and one Dead-Zone generator for complementary paired PWM
 - Up to four 16-bit digital Capture timers (shared with PWM timers) provide four rising/falling capture inputs
 - Support Capture interrupt
- UART
 - Two UART controllers
 - UART ports with flow control (TXD, RXD, CTS and RTS)
 - UART ports with 14-byte FIFO for standard device
 - Support IrDA (SIR) function
 - Support RS-485 9-bit mode and direction control
 - Programmable baud-rate generator up to 1/16 system clock
- SPI
 - Up to two sets of SPI device
 - Master up to 25 MHz, and Slave up to 12 MHz (chip is working @ 5 V)
 - Support SPI master/slave mode
 - Full duplex synchronous serial data transfer
 - Variable length of transfer data from 1 to 32 bits
 - MSB or LSB first data transfer
 - 2 slave/device select lines when it is as the master, and 1 slave/device select line when it is as the slave
 - Byte suspend mode in 32-bit transmission



- I²C
 - One set of I²C device
 - Master/Slave mode
 - Bidirectional data transfer between masters and slaves
 - Multi-master bus (no central master)
 - Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
 - Serial clock synchronization allows devices with different bit rates to communicate via one serial bus
 - Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer
 - Programmable clocks allow versatile rate control
 - I²C-bus controller supports multiple address recognition (four slave address with mask option)
- USB 2.0 Full-Speed Device
 - One set of USB 2.0 FS Device 12Mbps
 - On-chip USB Transceiver
 - Provide 1 interrupt source with 4 interrupt events
 - Support Control, Bulk In/Out, Interrupt and Isochronous transfers
 - Auto suspend function when no bus signaling for 3 ms
 - Provide 6 programmable endpoints
 - Include 512 bytes internal SRAM as USB buffer
 - Provide remote wake-up capability
- Brownout Detector
 - With 4 levels: 4.5 V/3.8 V/2.7 V/2.2 V
 - Support Brownout Interrupt and Reset options
- One built-in LDO
- Low Voltage Reset
- Operating Temperature: -40 °C ~ 85 °C
- Packages:
 - All Green package (RoHS)
 - LQFP 64-pin (7mmX7mm)
 - LQFP 48-pin
 - QFN 33-pin

3 PARTS INFORMATION LIST AND PIN CONFIGURATION

3.1 NuMicro™ NUC122 Products Selection Guide

| Part number | Flash (KB) | ISP ROM (KB) | SRAM (KB) | I/O | Timer | Connectivity | | | | | | I ² S | Comp. | PWM | ADC | RTC | ISP ICP | Package |
|-------------|------------|--------------|-----------|----------|----------|--------------|-----|------------------|-----|-----|------|------------------|-------|-----|-----|-----|---------|---------|
| | | | | | | UART | SPI | I ² C | USB | LIN | PS/2 | | | | | | | |
| NUC122ZD2AN | 64 KB | 4KB | 8 KB | up to 18 | 4x32-bit | 1 | 2 | 1 | 1 | - | - | - | - | - | - | - | v | QFN33 |
| NUC122ZC1AN | 32 KB | 4KB | 4 KB | up to 18 | 4x32-bit | 1 | 2 | 1 | 1 | - | - | - | - | - | - | - | v | QFN33 |
| NUC122LD2AN | 64 KB | 4KB | 8 KB | up to 30 | 4x32-bit | 2 | 2 | 1 | 1 | - | 1 | - | - | 4 | - | v | v | LQFP48 |
| NUC122LC1AN | 32 KB | 4KB | 4 KB | up to 30 | 4x32-bit | 2 | 2 | 1 | 1 | - | 1 | - | - | 4 | - | v | v | LQFP48 |
| NUC122SD2AN | 64 KB | 4KB | 8 KB | up to 41 | 4x32-bit | 2 | 2 | 1 | 1 | - | 1 | - | - | 4 | - | v | v | LQFP64 |
| NUC122SC1AN | 32 KB | 4KB | 4 KB | up to 41 | 4x32-bit | 2 | 2 | 1 | 1 | - | 1 | - | - | 4 | - | v | v | LQFP64 |



3.2 NuMicro™ NUC122 Pin Diagram

3.2.1 NuMicro™ NUC122 LQFP 64-pin




Figure 3-1 NuMicro™ NUC122 LQFP 64-pin Pin Diagram



3.2.2 NuMicro™ NUC122 LQFP 48-pin




Figure 3-2 NuMicro™ NUC122 LQFP 48-pin Pin Diagram



3.3 NuMicro™ NUC122 Pin Description

3.3.1 NuMicro™ NUC122 Pin Description for LQFP64/LQFP48/QFN33

| Pin No. | | | Pin Name | Pin Type | Description |
|------------|------------|-----------|----------|----------|---------------------------------------------------------------------------------|
| LQFP 64 | LQFP 48 | QFN 33 | | | |
| 1 | | 1 | PB.14 | I/O | General purpose input/output digital pin |
| | | | /INT0 | I | /INT0: External interrupt1 input pin |
| 2 | 2 | | X32O | O | 32.768 KHz low speed crystal output pin |
| 3 | 3 | | X32I | I | 32.768 KHz low speed crystal input pin |
| 4 | 4 | 2 | PA.11 | I/O | General purpose input/output digital pin |
| | | | I2C1SCL | I/O | I2C1SCL: I ² C1 clock pin |
| 5 | 5 | 3 | PA.10 | I/O | General purpose input/output digital pin |
| | | | I2C1SDA | I/O | I2C1SDA: I ² C1 data input/output pin |
| 6 | | | PD.8 | I/O | General purpose input/output digital pin |
| 7 | | | PD.9 | I/O | General purpose input/output digital pin |
| 8 | | | PD.10 | I/O | General purpose input/output digital pin |
| 9 | | | PD.11 | I/O | General purpose input/output digital pin |
| 10 | 6 | 4 | PB.4 | I/O | General purpose input/output digital pin |
| | | | RXD1 | I | RXD1: Data receiver input pin for UART1 |
| | | | SPISS11 | I/O | SPISS11: SPI1 slave select pin (for QFN33 only) |
| 11 | 7 | 5 | PB.5 | I/O | General purpose input/output digital pin |
| | | | TXD1 | O | TXD1: Data transmitter output pin for UART1 |
| 12 | 8 | | PB.6 | I/O | General purpose input/output digital pin |
| | | | RTS1 | O | RTS1: Request to Send output pin for UART1 |
| 13 | 9 | | PB.7 | I/O | General purpose input/output digital pin |
| | | | CTS1 | I | CTS1: Clear to Send input pin for UART1 |
| 14 | 10 | 6 | LDO | P | LDO output pin |
| 15 | 11 | 7 | VDD | P | Power supply for I/O ports and LDO source for internal PLL and digital function |
| 16 | 12 | 8 | VSS | P | Ground |
| 17 | 13 | 9 | VBUS | P | POWER SUPPLY: From USB Host or HUB. |
| 18 | 14 | 10 | VDD33 | P | Internal Power Regulator Output 3.3 V Decoupling Pin |



| Pin No. | | | Pin Name | Pin Type | Description |
|------------|------------|-----------|----------|------------|------------------------------------------------|
| LQFP 64 | LQFP 48 | QFN 33 | | | |
| 19 | 15 | 11 | D- | USB | USB Differential Signal D- |
| 20 | 16 | 12 | D+ | USB | USB Differential Signal D+ |
| 21 | 17 | | PB.0 | I/O | General purpose input/output digital pin |
| | | | RXD0 | I | RXD0: Data Receiver input pin for UART0 |
| 22 | 18 | | PB.1 | I/O | General purpose input/output digital pin |
| | | | TXD0 | O | TXD0: Data transmitter output pin for UART0 |
| 23 | | | PB.2 | I/O | General purpose input/output digital pin |
| | | | RTS0 | O | RTS0: Request to Send output pin for UART0 |
| 24 | | | PB.3 | I/O | General purpose input/output digital pin |
| | | | CTS0 | I | CTS0: Clear to Send input pin for UART0 |
| 25 | | | PC.5 | I/O | General purpose input/output digital pin |
| 26 | | | PC.4 | I/O | General purpose input/output digital pin |
| 27 | 19 | 13 | PC.3 | I/O | General purpose input/output digital pin |
| | | | MOSI00 | O | MOSI00: SPI0 MOSI (Master Out, Slave In) pin |
| 28 | 20 | 14 | PC.2 | I/O | General purpose input/output digital pin |
| | | | MISO00 | I | MISO00: SPI0 MISO (Master In, Slave Out) pin |
| 29 | 21 | 15 | PC.1 | I/O | General purpose input/output digital pin |
| | | | SPICLK0 | I/O | SPICLK0: SPI0 serial clock pin |
| 30 | 22 | 16 | PC.0 | I/O | General purpose input/output digital pin |
| | | | SPISS00 | I/O | SPISS00: SPI0 slave select pin |
| 31 | 23 | | PB.10 | I/O | General purpose input/output digital pin |
| | | | TM2 | O | TM2: Timer2 external counter input |
| | | | SPISS01 | I/O | SPISS01: SPI0 2 nd slave select pin |
| 32 | 24 | | PB.9 | I/O | General purpose input/output digital pin |
| | | | TM1 | O | TM1: Timer1 external counter input |
| | | | SPISS11 | I/O | SPISS11: SPI1 2 nd slave select pin |
| 33 | | | VSS | P | Ground |
| 34 | 25 | 17 | PC.13 | I/O | General purpose input/output digital pin |
| 35 | 26 | 18 | PC.12 | I/O | General purpose input/output digital pin |



| Pin No. | | | Pin Name | Pin Type | Description |
|------------|------------|-----------|----------|----------|-----------------------------------------------------------------|
| LQFP 64 | LQFP 48 | QFN 33 | | | |
| 36 | 27 | 19 | PC.11 | I/O | General purpose input/output digital pin |
| | | | MOSI10 | O | MOSI10: SPI1 MOSI (Master Out, Slave In) pin |
| 37 | 28 | 20 | PC.10 | I/O | General purpose input/output digital pin |
| | | | MISO10 | I | MISO10: SPI1 MISO (Master In, Slave Out) pin |
| 38 | | | VDD | P | Power supply for I/O ports |
| 39 | 29 | 21 | PC.9 | I/O | General purpose input/output digital pin |
| | | | SPICLK1 | I/O | SPICLK1: SPI1 serial clock pin |
| 40 | 30 | 22 | PC.8 | I/O | General purpose input/output digital pin |
| | | | SPISS10 | I/O | SPISS10: SPI1 slave select pin |
| 41 | 31 | | PA.15 | I/O | General purpose input/output digital pin |
| | | | PWM3 | O | PWM3: PWM output pin |
| 42 | | | VSS | P | Ground |
| 43 | 32 | | PA.14 | I/O | General purpose input/output digital pin |
| | | | PWM2 | O | PWM2: PWM output pin |
| 44 | 33 | | PA.13 | I/O | General purpose input/output digital pin |
| | | | PWM1 | O | PWM1: PWM output pin |
| 45 | 34 | | PA.12 | I/O | General purpose input/output digital pin |
| | | | PWM0 | O | PWM0: PWM output pin |
| 46 | 35 | 23 | ICE_DAT | I/O | Serial Wired Debugger Data pin |
| 47 | 36 | 24 | ICE_CK | I | Serial Wired Debugger Clock pin |
| 48 | 37 | 25 | AVDD | AP | Power supply for internal analog circuit |
| 49 | 38 | | PD.0 | I/O | General purpose input/output digital pin |
| 50 | 39 | 26 | PD.1 | I/O | General purpose input/output digital pin |
| | | | SPISS01 | I/O | SPISS01: SPI0 2 nd slave select pin (for QFN33 only) |
| 51 | 40 | 27 | PD.2 | I/O | General purpose input/output digital pin |
| 52 | 41 | 28 | PD.3 | I/O | General purpose input/output digital pin |
| 53 | 42 | | PD.4 | I/O | General purpose input/output digital pin |
| 54 | 43 | | PD.5 | I/O | General purpose input/output digital pin |
| 55 | | | PB.15 | I/O | General purpose input/output digital pin |



| Pin No. | | | Pin Name | Pin Type | Description |
|------------|------------|-----------|----------|----------|--------------------------------------------------------------------------------------------------------|
| LQFP 64 | LQFP 48 | QFN 33 | | | |
| | | | /INT1 | I | /INT1: External interrupt 1 input pin |
| 56 | 44 | 29 | XT1_OUT | O | Crystal output pin |
| 57 | 45 | 30 | XT1_IN | I | Crystal input pin |
| 58 | 46 | 31 | /RESET | I | External reset input: Low active, set this pin low reset chip to initial state. With internal pull-up. |
| 59 | | 33 | VSS | P | Ground |
| 60 | | | VDD | P | Power supply for I/O ports |
| 61 | 47 | | PS2DAT | I/O | PS/2 data pin |
| 62 | 48 | | PS2CLK | I/O | PS/2 clock pin |
| 63 | 1 | 32 | PVSS | P | PLL Ground |
| 64 | | | PB.8 | I/O | General purpose input/output digital pin |
| | | | TM0 | O | TM0: Timer0 external counter input |

Note: Pin Type I=Digital Input, O=Digital Output; AI=Analog Input; P=Power Pin; AP=Analog Power

4 BLOCK DIAGRAM

4.1 NuMicro™ NUC122 Block Diagram




Figure 4-1 NuMicro™ NUC122 Block Diagram

5 FUNCTIONAL DESCRIPTION

5.1 ARM® Cortex®-M0 Core

The Cortex®-M0 processor is a configurable, multistage, 32-bit RISC processor. It has an AMBA AHB-Lite interface and includes an NVIC component. It also has optional hardware debug functionality. The processor can execute Thumb code and is compatible with other Cortex®-M profile processor. Following figure shows the functional controllers of processor.




Figure 5-1 Functional Controller Diagram

The implemented device provides:

- A low gate count processor that features:
 - The ARM® v6-M Thumb® instruction set
 - Thumb-2 technology
 - ARM® v6-M compliant 24-bit SysTick timer
 - A 32-bit hardware multiplier
 - The system interface supports little-endian data accesses
 - The ability to have deterministic, fixed-latency, and interrupt handling
 - Load/store-multiples and multicycle-multiplies that can be abandoned and restarted to facilitate rapid interrupt handling
 - C Application Binary Interface compliant exception model. This is the ARM® v6-M, C Application Binary Interface (C-ABI) compliant exception model that enables the use of pure C functions as interrupt handlers
 - Low power sleep mode entry using Wait For Interrupt (WFI), Wait For Event (WFE) instructions, or the return from interrupt sleep-on-exit feature
- NVIC that features:
 - 32 external interrupt inputs, each with four levels of priority
 - Dedicated Non-Maskable Interrupt (NMI) input.
 - Support for both level-sensitive and pulse-sensitive interrupt lines
 - Wake-Up Interrupt Controller (WIC), providing ultra-low power sleep mode support.



- Debug support
 - Four hardware breakpoints.
 - Two watchpoints.
 - Program Counter Sampling Register (PCSR) for non-intrusive code profiling.
 - Single step and vector catch capabilities.
- Bus interfaces:
 - Single 32-bit AMBA-3 AHB-Lite system interface that provides simple integration to all system peripherals and memory.
 - Single 32-bit slave port that supports the DAP (Debug Access Port).

5.2 System Manager

5.2.1 Overview

System management includes these following sections:

- System Resets
- System Memory Map
- System management registers for Part Number ID, chip reset and on-chip controllers reset, multi-functional pin control
- System Timer (SysTick)
- Nested Vectored Interrupt Controller (NVIC)
- System Control registers

5.2.2 System Reset

The system reset can be issued by one of the below listed events. These reset event flags can be read from RSTSRC register.

- The Power-On Reset
- The low level on the /RESET pin
- Watchdog Timer Time-Out Reset
- Low Voltage Reset
- Brownout Detector Reset
- Cortex®-M0 Reset
- System Reset

Both System Reset and Power-On Reset can reset the whole chip including all peripherals. The difference between System Reset and Power-On Reset is external Crystal circuit and ISPCON.BS bit. System Reset doesn't reset external Crystal circuit and ISPCON.BS bit, but Power-On Reset does.

5.2.3 System Power Distribution

In this chip, the power distribution is divided into three segments.

- Analog power from AVDD and AVSS provides the power for analog components operation.
- Digital power from VDD and VSS supplies the power to the internal regulator which provides a fixed 1.8 V power for digital operation and I/O pins.
- USB transceiver power from VBUS offers the power for operating the USB transceiver.

The outputs of internal voltage regulators, LDO and VDD33, require an external capacitor which should be located close to the corresponding pin. Analog power (AVDD) should be the same voltage level of the digital power (VDD). The following diagram shows the power distribution of this chip.




Figure 5-2 NuMicro™ NUC122 Power Distribution Diagram

5.2.4 System Timer (SysTick)

The Cortex®-M0 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example 100Hz) and invokes a SysTick routine.
- A high speed alarm timer using Core clock.
- A variable rate alarm or signal timer – the duration range dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

When enabled, the timer will count down from the value in the SysTick Current Value Register (SYST_CVR) to zero, and reload (wrap) to the value in the SysTick Reload Value Register (SYST_RVR) on the next clock cycle, then decrement on subsequent clocks. When the counter transitions to zero, the COUNTFLAG status bit is set. The COUNTFLAG bit clears on reads.

The SYST_CVR value is UNKNOWN on reset. Software should write to the register to clear it to zero before enabling the feature. This ensures the timer will count from the SYST_RVR value rather than an arbitrary value when it is enabled.

If the SYST_RVR is zero, the timer will be maintained with a current value of zero after it is reloaded with this value. This mechanism can be used to disable the feature independently from the timer enable bit.

For more detailed information, please refer to the documents “ARM® Cortex®-M0 Technical Reference Manual” and “ARM® v6-M Architecture Reference Manual”.

5.2.5 Nested Vectored Interrupt Controller (NVIC)

Cortex®-M0 provides an interrupt controller as an integral part of the exception mode, named as “Nested Vectored Interrupt Controller (NVIC)”. It is closely coupled to the processor kernel and provides following features:

- Nested and Vectored interrupt support
- Automatic processor state saving and restoration
- Dynamic priority changing
- Reduced and deterministic interrupt latency

The NVIC prioritizes and handles all supported exceptions. All exceptions are handled in “Handler Mode”. This NVIC architecture supports 32 (IRQ[31:0]) discrete interrupts with 4 levels of priority. All of the interrupts and most of the system exceptions can be configured to different priority levels. When an interrupt occurs, the NVIC will compare the priority of the new interrupt to the current running one’s priority. If the priority of the new interrupt is higher than the current one, the new interrupt handler will override the current handler.

When any interrupts is accepted, the starting address of the interrupt service routine (ISR) is fetched from a vector table in memory. There is no need to determine which interrupt is accepted and branch to the starting address of the correlated ISR by software. While the starting address is fetched, NVIC will also automatically save processor state including the registers “PC, PSR, LR, R0~R3, R12” to the stack. At the end of the ISR, the NVIC will restore the mentioned registers from stack and resume the normal execution. Thus it will take less and deterministic time to process the interrupt request.

The NVIC supports “Tail Chaining” which handles back-to-back interrupts efficiently without the overhead of states saving and restoration and therefore reduces delay time in switching to pending ISR at the end of current ISR. The NVIC also supports “Late Arrival” which improves the efficiency of concurrent ISRs. When a higher priority interrupt request occurs before the current ISR starts to execute (at the stage of state saving and starting address fetching), the NVIC will give priority to the higher one without delay penalty. Thus it advances the real-time capability.

For more detailed information, please refer to the documents “ARM® Cortex®-M0 Technical Reference Manual” and “ARM® v6-M Architecture Reference Manual”.

5.2.5.1 Exception Model and System Interrupt Map

The following table lists the exception model supported by NuMicro™ NUC122. Software can set four levels of priority on some of these exceptions as well as on all interrupts. The highest user-configurable priority is denoted as “0” and the lowest priority is denoted as “3”. The default priority of all the user-configurable interrupts is “0”. Note that priority “0” is treated as the fourth priority on the system, after three system exceptions “Reset”, “NMI” and “Hard Fault”.

| Exception Name | Vector Number | Priority |
|--------------------------|---------------|--------------|
| Reset | 1 | -3 |
| NMI | 2 | -2 |
| Hard Fault | 3 | -1 |
| Reserved | 4 ~ 10 | Reserved |
| SVCall | 11 | Configurable |
| Reserved | 12 ~ 13 | Reserved |
| PendSV | 14 | Configurable |
| SysTick | 15 | Configurable |
| Interrupt (IRQ0 ~ IRQ31) | 16 ~ 47 | Configurable |

Table 5-1 Exception Model

| Vector Number | Interrupt Number (Bit in Interrupt Registers) | Interrupt Name | Source IP | Interrupt description |
|---------------|-----------------------------------------------|-----------------|-----------|--------------------------------------------------|
| 0 ~ 15 | - | - | - | System exceptions |
| 16 | 0 | BOD_OUT | Brownout | Brownout low voltage detected interrupt |
| 17 | 1 | WDT_INT | WDT | Watchdog Timer interrupt |
| 18 | 2 | EINT0 | GPIO | External signal interrupt from PB.14 pin |
| 19 | 3 | EINT1 | GPIO | External signal interrupt from PB.15 pin |
| 20 | 4 | GPAB_INT | GPIO | External signal interrupt from PA[15:0]/PB[13:0] |
| 21 | 5 | GPCD_INT | GPIO | External interrupt from PC[15:0]/PD[15:0] |
| 22 | 6 | PWMA_INT | PWM0~3 | PWM0, PWM1, PWM2 and PWM3 interrupt |
| 23 | 7 | Reserved | Reserved | Reserved |
| 24 | 8 | TMR0_INT | TMR0 | Timer 0 interrupt |
| 25 | 9 | TMR1_INT | TMR1 | Timer 1 interrupt |
| 26 | 10 | TMR2_INT | TMR2 | Timer 2 interrupt |
| 27 | 11 | TMR3_INT | TMR3 | Timer 3 interrupt |