



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com


Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

Ultra-low-power ARM® Cortex®-M4 32-bit MCU+FPU, 100DMIPS,  
up to 1MB Flash, 320KB SRAM, USB OTG FS, audio, ext. SMPS

Datasheet - preliminary data

## Features

- Ultra-low-power with FlexPowerControl
  - 1.71 V to 3.6 V power supply
  - -40 °C to 85/105/125 °C temperature range
  - 320 nA in  $V_{BAT}$  mode: supply for RTC and 32x32-bit backup registers
  - 25 nA Shutdown mode (5 wakeup pins)
  - 108 nA Standby mode (5 wakeup pins)
  - 426 nA Standby mode with RTC
  - 2.57  $\mu$ A Stop 2 mode, 2.86  $\mu$ A Stop 2 with RTC
  - 91  $\mu$ A/MHz run mode (LDO Mode)
  - 37  $\mu$ A/MHz run mode (@3.3 V SMPS Mode)
  - Batch acquisition mode (BAM)
  - 5  $\mu$ s wakeup from Stop mode
  - Brown out reset (BOR) in all modes except shutdown
  - Interconnect matrix
- Core: ARM® 32-bit Cortex®-M4 CPU with FPU, Adaptive real-time accelerator (ART Accelerator™) allowing 0-wait-state execution from Flash memory, frequency up to 80 MHz, MPU, 100DMIPS/1.25DMIPS/MHz (Dhrystone 2.1), and DSP instructions
- Performance benchmark
  - 1.25 DMIPS/MHz (Dhrystone 2.1)
  - 273.55 Coremark® (3.42 Coremark/MHz @ 80 MHz)
- Energy benchmark
  - 217 ULPBENCH™ score
- 16 x timers: 2 x 16-bit advanced motor-control, 2 x 32-bit and 5 x 16-bit general purpose, 2 x 16-bit basic, 2 x low-power 16-bit timers (available in Stop mode), 2x watchdogs, SysTick timer
- RTC with HW calendar, alarms and calibration



- Up to 136 fast I/Os, most 5 V-tolerant, up to 14 I/Os with independent supply down to 1.08 V
- Dedicated Chrom-ART Accelerator™ for enhanced graphic content creation (DMA2D)
- 8- to 14-bit camera interface up to 32 MHz (black&white) or 10 MHz (color)
- Memories
  - Up to 1 MB Flash, 2 banks read-while-write, proprietary code readout protection
  - 320 KB of SRAM including 64 KB with hardware parity check
  - External memory interface for static memories supporting SRAM, PSRAM, NOR and NAND memories
  - Dual-flash Quad SPI memory interface
- Clock Sources
  - 4 to 48 MHz crystal oscillator
  - 32 kHz crystal oscillator for RTC (LSE)
  - Internal 16 MHz factory-trimmed RC ( $\pm 1\%$ )
  - Internal low-power 32 kHz RC ( $\pm 5\%$ )
  - Internal multispeed 100 kHz to 48 MHz oscillator, auto-trimmed by LSE (better than  $\pm 0.25\%$  accuracy)
  - Internal 48 MHz with clock recovery
  - 3 PLLs for system clock, USB, audio, ADC
- LCD 8 × 40 or 4 × 44 with step-up converter
- Up to 24 capacitive sensing channels: support touchkey, linear and rotary touch sensors
- 4x digital filters for sigma delta modulator
- Rich analog peripherals (independent supply)
  - 3 × 12-bit ADC 5 Msps, up to 16-bit with hardware oversampling, 200  $\mu$ A/Msp
  - 2 x 12-bit DAC, low-power sample and hold

- 2 x operational amplifiers with built-in PGA
- 2 x ultra-low-power comparators
- 20 x communication interfaces
  - USB OTG 2.0 full-speed, LPM and BCD
  - 2 x SAIs (serial audio interface)
  - 4 x I2C FM+(1 Mbit/s), SMBus/PMBus
  - 5 x U(S)ARTs (ISO 7816, LIN, IrDA, modem)
  - 1 x LPUART
  - 3 x SPIs (4 x SPIs with the Quad SPI)
  - 2x CAN (2.0B Active) and SDMMC
  - SWPMI single wire protocol master I/F
  - IRTIM (Infrared interface)
- 14-channel DMA controller
- True random number generator
- CRC calculation unit, 96-bit unique ID
- Development support: serial wire debug (SWD), JTAG, Embedded Trace Macrocell™

**Table 1. Device summary**

Reference	Part numbers
STM32L496xx	STM32L496AG, STM32L496QG, STM32L496RG, STM32L496VG, STM32L496ZG, STM32L496AE, STM32L496QE, STM32L496RE, STM32L496VE, STM32L496ZE

## Contents

<b>1</b>	<b>Introduction</b>	<b>13</b>
<b>2</b>	<b>Description</b>	<b>14</b>
<b>3</b>	<b>Functional overview</b>	<b>18</b>
3.1	ARM® Cortex®-M4 core with FPU	18
3.2	Adaptive real-time memory accelerator (ART Accelerator™)	18
3.3	Memory protection unit	18
3.4	Embedded Flash memory	19
3.5	Embedded SRAM	20
3.6	Multi-AHB bus matrix	21
3.7	Firewall	21
3.8	Boot modes	22
3.9	Cyclic redundancy check calculation unit (CRC)	22
3.10	Power supply management	23
3.10.1	Power supply schemes	23
3.10.2	Power supply supervisor	24
3.10.3	Voltage regulator	25
3.10.4	Low-power modes	25
3.10.5	Reset mode	33
3.10.6	VBAT operation	33
3.11	Interconnect matrix	34
3.12	Clocks and startup	36
3.13	General-purpose inputs/outputs (GPIOs)	39
3.14	Direct memory access controller (DMA)	39
3.15	Chrom-ART Accelerator™ (DMA2D)	40
3.16	Interrupts and events	40
3.16.1	Nested vectored interrupt controller (NVIC)	40
3.16.2	Extended interrupt/event controller (EXTI)	40
3.17	Analog to digital converter (ADC)	41
3.17.1	Temperature sensor	41
3.17.2	Internal voltage reference (VREFINT)	42

---

3.17.3	VBAT battery voltage monitoring . . . . .	42
3.18	Digital to analog converter (DAC) . . . . .	42
3.19	Voltage reference buffer (VREFBUF) . . . . .	43
3.20	Comparators (COMP) . . . . .	44
3.21	Operational amplifier (OPAMP) . . . . .	44
3.22	Touch sensing controller (TSC) . . . . .	44
3.23	Liquid crystal display controller (LCD) . . . . .	45
3.24	Digital filter for Sigma-Delta Modulators (DFSDM) . . . . .	45
3.25	Random number generator (RNG) . . . . .	47
3.26	Digital camera interface (DCMI) . . . . .	47
3.27	Timers and watchdogs . . . . .	47
3.27.1	Advanced-control timer (TIM1, TIM8) . . . . .	48
3.27.2	General-purpose timers (TIM2, TIM3, TIM4, TIM5, TIM15, TIM16, TIM17) . . . . .	49
3.27.3	Basic timers (TIM6 and TIM7) . . . . .	49
3.27.4	Low-power timer (LPTIM1 and LPTIM2) . . . . .	49
3.27.5	Infrared interface (IRTIM) . . . . .	50
3.27.6	Independent watchdog (IWDG) . . . . .	50
3.27.7	System window watchdog (WWDG) . . . . .	50
3.27.8	SysTick timer . . . . .	50
3.28	Real-time clock (RTC) and backup registers . . . . .	51
3.29	Inter-integrated circuit interface (I <sup>2</sup> C) . . . . .	52
3.30	Universal synchronous/asynchronous receiver transmitter (USART) . . . . .	53
3.31	Low-power universal asynchronous receiver transmitter (LPUART) . . . . .	54
3.32	Serial peripheral interface (SPI) . . . . .	55
3.33	Serial audio interfaces (SAI) . . . . .	55
3.34	Single wire protocol master interface (SWPPI) . . . . .	56
3.35	Controller area network (CAN) . . . . .	56
3.36	Secure digital input/output and MultiMediaCards Interface (SDMMC) . . . . .	57
3.37	Universal serial bus on-the-go full-speed (OTG_FS) . . . . .	57
3.38	Clock recovery system (CRS) . . . . .	58
3.39	Flexible static memory controller (FSMC) . . . . .	58
3.40	Dual-flash Quad SPI memory interface (QUADSPI) . . . . .	59
3.41	Development support . . . . .	60

3.41.1	Serial wire JTAG debug port (SWJ-DP) . . . . .	60
3.41.2	Embedded Trace Macrocell™ . . . . .	60
<b>4</b>	<b>Pinouts and pin description . . . . .</b>	<b>61</b>
<b>5</b>	<b>Memory mapping . . . . .</b>	<b>104</b>
<b>6</b>	<b>Electrical characteristics . . . . .</b>	<b>109</b>
6.1	Parameter conditions . . . . .	109
6.1.1	Minimum and maximum values . . . . .	109
6.1.2	Typical values . . . . .	109
6.1.3	Typical curves . . . . .	109
6.1.4	Loading capacitor . . . . .	109
6.1.5	Pin input voltage . . . . .	109
6.1.6	Power supply scheme . . . . .	110
6.1.7	Current consumption measurement . . . . .	111
6.2	Absolute maximum ratings . . . . .	111
6.3	Operating conditions . . . . .	113
6.3.1	General operating conditions . . . . .	113
6.3.2	Operating conditions at power-up / power-down . . . . .	115
6.3.3	Embedded reset and power control block characteristics . . . . .	115
6.3.4	Embedded voltage reference . . . . .	117
6.3.5	Supply current characteristics . . . . .	119
6.3.6	Wakeup time from low-power modes and voltage scaling transition times . . . . .	146
6.3.7	External clock source characteristics . . . . .	148
6.3.8	Internal clock source characteristics . . . . .	153
6.3.9	PLL characteristics . . . . .	159
6.3.10	Flash memory characteristics . . . . .	160
6.3.11	EMC characteristics . . . . .	162
6.3.12	Electrical sensitivity characteristics . . . . .	163
6.3.13	I/O current injection characteristics . . . . .	164
6.3.14	I/O port characteristics . . . . .	165
6.3.15	NRST pin characteristics . . . . .	171
6.3.16	Analog switches booster . . . . .	172
6.3.17	Analog-to-Digital converter characteristics . . . . .	173
6.3.18	Digital-to-Analog converter characteristics . . . . .	186

---

6.3.19	Voltage reference buffer characteristics . . . . .	190
6.3.20	Comparator characteristics . . . . .	192
6.3.21	Operational amplifiers characteristics . . . . .	193
6.3.22	Temperature sensor characteristics . . . . .	197
6.3.23	$V_{BAT}$ monitoring characteristics . . . . .	197
6.3.24	LCD controller characteristics . . . . .	198
6.3.25	DFSDM characteristics . . . . .	199
6.3.26	Timer characteristics . . . . .	201
6.3.27	Communication interfaces characteristics . . . . .	203
6.3.28	FSMC characteristics . . . . .	215
6.3.29	Camera interface (DCMI) timing specifications . . . . .	232
6.3.30	SWPMI characteristics . . . . .	233
6.3.31	SD/SDIO MMC card host interface (SDIO) characteristics . . . . .	233
<b>7</b>	<b>Package information . . . . .</b>	<b>236</b>
7.1	UFBGA169 package information . . . . .	236
7.2	LQFP144 package information . . . . .	240
7.3	UFBGA132 package information . . . . .	244
7.4	LQFP100 package information . . . . .	247
7.5	WLCSP100 package information . . . . .	250
7.6	LQFP64 package information . . . . .	254
7.7	Thermal characteristics . . . . .	257
7.7.1	Reference document . . . . .	257
7.7.2	Selecting the product temperature range . . . . .	257
<b>8</b>	<b>Part numbering . . . . .</b>	<b>260</b>
<b>9</b>	<b>Revision history . . . . .</b>	<b>261</b>

## List of tables

Table 1.	Device summary . . . . .	2
Table 2.	STM32L496xx family device features and peripheral counts . . . . .	15
Table 3.	Access status versus readout protection level and execution modes . . . . .	19
Table 4.	STM32L496xx modes overview . . . . .	26
Table 5.	Functionalities depending on the working mode . . . . .	31
Table 6.	STM32L496xx peripherals interconnect matrix . . . . .	34
Table 7.	DMA implementation . . . . .	39
Table 8.	Temperature sensor calibration values . . . . .	42
Table 9.	Internal voltage reference calibration values . . . . .	42
Table 10.	Timer feature comparison . . . . .	47
Table 11.	I2C implementation . . . . .	52
Table 12.	STM32L496xx USART/UART/LPUART features . . . . .	53
Table 13.	SAI implementation . . . . .	56
Table 14.	Legend/abbreviations used in the pinout table . . . . .	68
Table 15.	STM32L496xx pin definitions . . . . .	69
Table 16.	Alternate function AF0 to AF7 (for AF8 to AF15 see <a href="#">Table 17</a> ) . . . . .	86
Table 17.	Alternate function AF8 to AF15 (for AF0 to AF7 see <a href="#">Table 16</a> ) . . . . .	95
Table 18.	STM32L496xx memory map and peripheral register boundary addresses . . . . .	105
Table 19.	Voltage characteristics . . . . .	112
Table 20.	Current characteristics . . . . .	112
Table 21.	Thermal characteristics . . . . .	113
Table 22.	General operating conditions . . . . .	113
Table 23.	Operating conditions at power-up / power-down . . . . .	115
Table 24.	Embedded reset and power control block characteristics . . . . .	115
Table 25.	Embedded internal voltage reference . . . . .	117
Table 26.	Current consumption in Run and Low-power run modes, code with data processing running from Flash, ART enable (Cache ON Prefetch OFF) . . . . .	120
Table 27.	Current consumption in Run modes, code with data processing running from Flash, ART enable (Cache ON Prefetch OFF) and power supplied by external SMPS (VDD12 = 1.10 V) . . . . .	121
Table 28.	Current consumption in Run and Low-power run modes, code with data processing running from Flash, ART disable . . . . .	122
Table 29.	Current consumption in Run modes, code with data processing running from Flash, ART disable and power supplied by external SMPS (VDD12 = 1.10 V) . . . . .	123
Table 30.	Current consumption in Run and Low-power run modes, code with data processing running from SRAM1 . . . . .	124
Table 31.	Current consumption in Run, code with data processing running from SRAM1 and power supplied by external SMPS (VDD12 = 1.10 V) . . . . .	125
Table 32.	Typical current consumption in Run and Low-power run modes, with different codes running from Flash, ART enable (Cache ON Prefetch OFF) . . . . .	126
Table 33.	Typical current consumption in Run, with different codes running from Flash, ART enable (Cache ON Prefetch OFF) and power supplied by external SMPS (VDD12 = 1.10 V) . . . . .	126
Table 34.	Typical current consumption in Run, with different codes running from Flash, ART enable (Cache ON Prefetch OFF) and power supplied by external SMPS (VDD12 = 1.05 V) . . . . .	127
Table 35.	Typical current consumption in Run and Low-power run modes, with different codes running from Flash, ART disable . . . . .	127

Table 36.	Typical current consumption in Run modes, with different codesrunning from Flash, ART disable and power supplied by external SMPS (VDD12 = 1.10 V).....	128
Table 37.	Typical current consumption in Run modes, with different codesrunning from Flash, ART disable and power supplied by external SMPS (VDD12 = 1.05 V).....	128
Table 38.	Typical current consumption in Run and Low-power run modes, with different codes running from SRAM1 .....	129
Table 39.	Typical current consumption in Run, with different codesrunning from SRAM1 and power supplied by external SMPS (VDD12 = 1.10 V).....	129
Table 40.	Typical current consumption in Run, with different codesrunning from SRAM1 and power supplied by external SMPS (VDD12 = 1.05 V).....	130
Table 41.	Current consumption in Sleep and Low-power sleep modes, Flash ON .....	131
Table 42.	Current consumption in Sleep, Flash ON and power supplied by external SMPS (VDD12 = 1.10 V).....	132
Table 43.	Current consumption in Low-power sleep modes, Flash in power-down .....	133
Table 44.	Current consumption in Stop 2 mode .....	133
Table 45.	Current consumption in Stop 1 mode .....	136
Table 46.	Current consumption in Stop 0 mode .....	137
Table 47.	Current consumption in Standby mode .....	138
Table 48.	Current consumption in Shutdown mode .....	140
Table 49.	Current consumption in VBAT mode .....	141
Table 50.	Peripheral current consumption .....	143
Table 51.	Low-power mode wakeup timings .....	146
Table 52.	Regulator modes transition times .....	148
Table 53.	Wakeup time using USART/LPUART .....	148
Table 54.	High-speed external user clock characteristics .....	148
Table 55.	Low-speed external user clock characteristics .....	149
Table 56.	HSE oscillator characteristics .....	150
Table 57.	LSE oscillator characteristics ( $f_{LSE} = 32.768 \text{ kHz}$ ) .....	151
Table 58.	HSI16 oscillator characteristics .....	153
Table 59.	MSI oscillator characteristics .....	155
Table 60.	HSI48 oscillator characteristics .....	158
Table 61.	LSI oscillator characteristics .....	159
Table 62.	PLL, PLLSAI1, PLLSAI2 characteristics .....	159
Table 63.	Flash memory characteristics .....	160
Table 64.	Flash memory endurance and data retention .....	161
Table 65.	EMS characteristics .....	162
Table 66.	EMI characteristics .....	163
Table 67.	ESD absolute maximum ratings .....	163
Table 68.	Electrical sensitivities .....	164
Table 69.	I/O current injection susceptibility .....	164
Table 70.	I/O static characteristics .....	165
Table 71.	Output voltage characteristics .....	168
Table 72.	I/O AC characteristics .....	169
Table 73.	NRST pin characteristics .....	171
Table 74.	Analog switches booster characteristics .....	172
Table 75.	ADC characteristics .....	173
Table 76.	Maximum ADC RAIN .....	175
Table 77.	ADC accuracy - limited test conditions 1 .....	177
Table 78.	ADC accuracy - limited test conditions 2 .....	179
Table 79.	ADC accuracy - limited test conditions 3 .....	181
Table 80.	ADC accuracy - limited test conditions 4 .....	183
Table 81.	DAC characteristics .....	186

Table 82.	DAC accuracy . . . . .	188
Table 83.	VREFBUF characteristics . . . . .	190
Table 84.	COMP characteristics . . . . .	192
Table 85.	OPAMP characteristics . . . . .	193
Table 86.	TS characteristics . . . . .	197
Table 87.	$V_{BAT}$ monitoring characteristics . . . . .	197
Table 88.	$V_{BAT}$ charging characteristics . . . . .	197
Table 89.	LCD controller characteristics . . . . .	198
Table 90.	DFSDM characteristics . . . . .	199
Table 91.	TIMx characteristics . . . . .	202
Table 92.	IWDG min/max timeout period at 32 kHz (LSI) . . . . .	202
Table 93.	WWDG min/max timeout value at 80 MHz (PCLK) . . . . .	202
Table 94.	I2C analog filter characteristics . . . . .	203
Table 95.	SPI characteristics . . . . .	204
Table 96.	Quad SPI characteristics in SDR mode . . . . .	207
Table 97.	QUADSPI characteristics in DDR mode . . . . .	208
Table 98.	SAI characteristics . . . . .	210
Table 99.	SD / MMC dynamic characteristics, VDD=2.7 V to 3.6 V . . . . .	212
Table 100.	eMMC dynamic characteristics, VDD = 1.71 V to 1.9 V . . . . .	213
Table 101.	USB electrical characteristics . . . . .	214
Table 102.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings . . . . .	217
Table 103.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read-NWAIT timings . . . . .	217
Table 104.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings . . . . .	218
Table 105.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write-NWAIT timings . . . . .	219
Table 106.	Asynchronous multiplexed PSRAM/NOR read timings . . . . .	220
Table 107.	Asynchronous multiplexed PSRAM/NOR read-NWAIT timings . . . . .	220
Table 108.	Asynchronous multiplexed PSRAM/NOR write timings . . . . .	221
Table 109.	Asynchronous multiplexed PSRAM/NOR write-NWAIT timings . . . . .	222
Table 110.	Synchronous multiplexed NOR/PSRAM read timings . . . . .	224
Table 111.	Synchronous multiplexed PSRAM write timings . . . . .	226
Table 112.	Synchronous non-multiplexed NOR/PSRAM read timings . . . . .	227
Table 113.	Synchronous non-multiplexed PSRAM write timings . . . . .	229
Table 114.	Switching characteristics for NAND Flash read cycles . . . . .	231
Table 115.	Switching characteristics for NAND Flash write cycles . . . . .	231
Table 116.	DCMI characteristics . . . . .	232
Table 117.	SWPMI electrical characteristics . . . . .	233
Table 118.	SD / MMC dynamic characteristics, VDD=2.7 V to 3.6 V . . . . .	234
Table 119.	SD / MMC dynamic characteristics, VDD=1.71 V to 1.9 V . . . . .	234
Table 120.	UFBGA169 - 169-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package mechanical data . . . . .	236
Table 121.	UFBGA169 recommended PCB design rules (0.5 mm pitch BGA) . . . . .	237
Table 122.	LQFP144 - 144-pin, 20 x 20 mm low-profile quad flat package mechanical data . . . . .	241
Table 123.	UFBGA132 - 132-ball, 7 x 7 mm ultra thin fine pitch ball grid array package mechanical data . . . . .	244
Table 124.	UFBGA132 recommended PCB design rules (0.5 mm pitch BGA) . . . . .	245
Table 125.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package mechanical data . . . . .	247
Table 126.	WLCSP100L - 4.618 x 4.142 mm, 0.4 mm pitch wafer level chip scale package mechanical data . . . . .	251
Table 127.	WLCSP100L recommended PCB design rules (0.4 mm pitch) . . . . .	252
Table 128.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat	

---

package mechanical data . . . . .	254
Table 129. Package thermal characteristics . . . . .	257
Table 130. STM32L496xx ordering information scheme . . . . .	260
Table 131. Document revision history . . . . .	261

## List of figures

Figure 1.	STM32L496xx block diagram . . . . .	17
Figure 2.	Multi-AHB bus matrix . . . . .	21
Figure 3.	Power supply overview . . . . .	24
Figure 4.	Clock tree . . . . .	38
Figure 5.	Voltage reference buffer . . . . .	43
Figure 6.	STM32L496Ax UFBGA169 pinout <sup>(1)</sup> . . . . .	61
Figure 7.	STM32L496Ax, external SMPS device, UFBGA169 pinout <sup>(1)</sup> . . . . .	61
Figure 8.	STM32L496Zx LQFP144 pinout <sup>(1)</sup> . . . . .	62
Figure 9.	STM32L496Zx, external SMPS device, LQFP144 pinout <sup>(1)</sup> . . . . .	63
Figure 10.	STM32L496Qx UFBGA132 ballout <sup>(1)</sup> . . . . .	64
Figure 11.	STM32L496Vx LQFP100 pinout <sup>(1)</sup> . . . . .	65
Figure 12.	STM32L496Vx WLCSP100 pinout <sup>(1)</sup> . . . . .	66
Figure 13.	STM32L496Vx, external SMPS device, WLCSP100 pinout <sup>(1)</sup> . . . . .	66
Figure 14.	STM32L496Rx LQFP64 pinout <sup>(1)</sup> . . . . .	67
Figure 15.	STM32L496xx memory map . . . . .	104
Figure 16.	Pin loading conditions . . . . .	109
Figure 17.	Pin input voltage . . . . .	109
Figure 18.	Power supply scheme . . . . .	110
Figure 19.	Current consumption measurement scheme with and without external SMPS power supply . . . . .	111
Figure 20.	VREFINT versus temperature . . . . .	118
Figure 21.	High-speed external clock source AC timing diagram . . . . .	149
Figure 22.	Low-speed external clock source AC timing diagram . . . . .	149
Figure 23.	Typical application with an 8 MHz crystal . . . . .	151
Figure 24.	Typical application with a 32.768 kHz crystal . . . . .	152
Figure 25.	HSI16 frequency versus temperature . . . . .	154
Figure 26.	Typical current consumption versus MSI frequency . . . . .	157
Figure 27.	HSI48 frequency versus temperature . . . . .	159
Figure 28.	I/O input characteristics . . . . .	167
Figure 29.	I/O AC characteristics definition <sup>(1)</sup> . . . . .	171
Figure 30.	Recommended NRST pin protection . . . . .	172
Figure 31.	ADC accuracy characteristics . . . . .	185
Figure 32.	Typical connection diagram using the ADC . . . . .	185
Figure 33.	12-bit buffered / non-buffered DAC . . . . .	188
Figure 34.	SPI timing diagram - slave mode and CPHA = 0 . . . . .	205
Figure 35.	SPI timing diagram - slave mode and CPHA = 1 . . . . .	206
Figure 36.	SPI timing diagram - master mode . . . . .	206
Figure 37.	Quad SPI timing diagram - SDR mode . . . . .	209
Figure 38.	Quad SPI timing diagram - DDR mode . . . . .	209
Figure 39.	SAI master timing waveforms . . . . .	211
Figure 40.	SAI slave timing waveforms . . . . .	212
Figure 41.	SDIO high-speed mode . . . . .	213
Figure 42.	SD default mode . . . . .	214
Figure 43.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms . . . . .	216
Figure 44.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms . . . . .	218
Figure 45.	Asynchronous multiplexed PSRAM/NOR read waveforms . . . . .	219
Figure 46.	Asynchronous multiplexed PSRAM/NOR write waveforms . . . . .	221
Figure 47.	Synchronous multiplexed NOR/PSRAM read timings . . . . .	223

---

Figure 48.	Synchronous multiplexed PSRAM write timings . . . . .	225
Figure 49.	Synchronous non-multiplexed NOR/PSRAM read timings . . . . .	227
Figure 50.	Synchronous non-multiplexed PSRAM write timings . . . . .	228
Figure 51.	NAND controller waveforms for read access . . . . .	230
Figure 52.	NAND controller waveforms for write access . . . . .	230
Figure 53.	NAND controller waveforms for common memory read access . . . . .	230
Figure 54.	NAND controller waveforms for common memory write access . . . . .	231
Figure 55.	DCMI timing diagram . . . . .	232
Figure 56.	SDIO high-speed mode . . . . .	233
Figure 57.	SD default mode . . . . .	234
Figure 58.	UFBGA169 - 169-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package outline . . . . .	236
Figure 59.	UFBGA169 - 169-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array recommended footprint . . . . .	237
Figure 60.	UFBGA169 marking (package top view) . . . . .	238
Figure 61.	UFBGA169, external SMPS device, marking (package top view) . . . . .	239
Figure 62.	LQFP144 - 144-pin, 20 x 20 mm low-profile quad flat package outline . . . . .	240
Figure 63.	LQFP144 - 144-pin, 20 x 20 mm low-profile quad flat package recommended footprint . . . . .	242
Figure 64.	LQFP144 marking (package top view) . . . . .	243
Figure 65.	LQFP144, external SMPS device, marking (package top view) . . . . .	243
Figure 66.	UFBGA132 - 132-ball, 7 x 7 mm ultra thin fine pitch ball grid array package outline . . . . .	244
Figure 67.	UFBGA132 - 132-ball, 7 x 7 mm ultra thin fine pitch ball grid array package recommended footprint . . . . .	245
Figure 68.	UFBGA132 marking (package top view) . . . . .	246
Figure 69.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package outline . . . . .	247
Figure 70.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat recommended footprint . . . . .	248
Figure 71.	LQFP100 marking (package top view) . . . . .	249
Figure 72.	WLCSP100L – 4.618 x 4.142 mm, 0.4 mm pitch wafer level chip scale package outline . . . . .	250
Figure 73.	WLCSP100L – 100L, 4.166 x 4.628 mm 0.4 mm pitch wafer level chip scale package recommended footprint . . . . .	251
Figure 74.	WLCSP100L marking (package top view) . . . . .	252
Figure 75.	WLCSP100, external SMPS device, marking (package top view) . . . . .	253
Figure 76.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline . . . . .	254
Figure 77.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package recommended footprint . . . . .	255
Figure 78.	LQFP64 marking (package top view) . . . . .	256

## 1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32L496xx microcontrollers.

This document should be read in conjunction with the STM32L4x6 reference manual (RM0351). The reference manual is available from the STMicroelectronics website [www.st.com](http://www.st.com).

For information on the ARM® Cortex®-M4 core, please refer to the Cortex®-M4 Technical Reference Manual, available from the [www.arm.com](http://www.arm.com) website.



## 2 Description

The STM32L496xx devices are the ultra-low-power microcontrollers based on the high-performance ARM® Cortex®-M4 32-bit RISC core operating at a frequency of up to 80 MHz. The Cortex-M4 core features a Floating point unit (FPU) single precision which supports all ARM single-precision data-processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) which enhances application security.

The STM32L496xx devices embed high-speed memories (up to 1 Mbyte of Flash memory, 320 Kbyte of SRAM), a flexible external memory controller (FSMC) for static memories (for devices with packages of 100 pins and more), a Quad SPI flash memories interface (available on all packages) and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses and a 32-bit multi-AHB bus matrix.

The STM32L496xx devices embed several protection mechanisms for embedded Flash memory and SRAM: readout protection, write protection, proprietary code readout protection and Firewall.

The devices offer up to three fast 12-bit ADCs (5 Msps), two comparators, two operational amplifiers, two DAC channels, an internal voltage reference buffer, a low-power RTC, two general-purpose 32-bit timer, two 16-bit PWM timers dedicated to motor control, seven general-purpose 16-bit timers, and two 16-bit low-power timers. The devices support four digital filters for external sigma delta modulators (DFSDM).

In addition, up to 24 capacitive sensing channels are available. The devices also embed an integrated LCD driver 8x40 or 4x44, with internal step-up converter.

They also feature standard and advanced communication interfaces.

- Four I2Cs
- Three SPIs
- Three USARTs, two UARTs and one Low-Power UART.
- Two SAIs (Serial Audio Interfaces)
- One SDMMC
- Two CAN
- One USB OTG full-speed
- One SWPPI (Single Wire Protocol Master Interface)
- Camera interface
- DMA2D controller

The STM32L496xx operates in the -40 to +85 °C (+105 °C junction), -40 to +105 °C (+125 °C junction) and -40 to +125 °C (+130 °C junction) temperature ranges from a 1.71 to 3.6 V VDD power supply when using internal LDO regulator and a 1.05 to 1.32V VDD12 power supply when using external SMPS supply. A comprehensive set of power-saving modes allows the design of low-power applications.

Some independent power supplies are supported: analog independent supply input for ADC, DAC, OPAMPs and comparators, 3.3 V dedicated supply input for USB and up to 14 I/Os can be supplied independently down to 1.08V. A VBAT input allows to backup the RTC and backup registers. Dedicated VDD12 power supplies can be used to bypass the internal LDO regulator when connected to an external SMPS.

The STM32L496xx family offers six packages from 64-pin to 169-pin packages.

**Table 2. STM32L496xx family device features and peripheral counts**


Peripheral	STM32L496Ax	STM32L496Zx	STM32L496Qx	STM32L496Vx	STM32L496Rx				
Flash memory	512KB	1MB	512KB	1MB	512KB				
SRAM	320 KB								
External memory controller for static memories	Yes	Yes	Yes	Yes <sup>(1)</sup>	No				
Quad SPI	Yes								
Timers	Advanced control	2 (16-bit)							
	General purpose	5 (16-bit) 2 (32-bit)							
	Basic	2 (16-bit)							
	Low power	2 (16-bit)							
	SysTick timer	1							
	Watchdog timers (independent, window)	2							
Comm. interfaces	SPI	3							
	I <sup>2</sup> C	4							
	USART	3							
	UART	2							
	LPUART	1							
	SAI	2							
	CAN	2							
	USB OTG FS	Yes							
	SDMMC	Yes							
	SWPPI	Yes							
Digital filters for sigma-delta modulators	Yes (4 filters)								
Number of channels	8								
RTC	Yes								
Tamper pins	3								
Camera interface	Yes				Yes <sup>(2)</sup>				
Chrom-ART Accelerator™	Yes								

**Table 2. STM32L496xx family device features and peripheral counts (continued)**

Peripheral	STM32L496Ax	STM32L496Zx	STM32L496Qx	STM32L496Vx	STM32L496Rx
LCD COM x SEG			Yes 8x40 or 4x44		
Random generator			Yes		
GPIOs <sup>(3)</sup>	136	115	110	83	52
Wakeup pins	5	5	5	5	4
Nb of I/Os down to 1.08 V	14	14	14	0	0
Capacitive sensing Number of channels	24	24	24	21	21
12-bit ADCs Number of channels	3 24	3 24	3 19	3 16	3 16
12-bit DAC channels			2		
Internal voltage reference buffer			Yes		
Analog comparator			2		
Operational amplifiers			2		
Max. CPU frequency			80 MHz		
Operating voltage (VDD)			1.71 to 3.6 V		
Operating voltage (VDD12)			1.05 to 1.32 V		
Operating temperature			Ambient operating temperature: -40 to 85 °C / -40 to 105 °C / -40 to 125 °C Junction temperature: -40 to 105 °C / -40 to 125 °C / -40 to 130 °C		
Packages	UFBGA169	LQFP144	UFBGA132	LQFP100 WLCSP100	LQFP64

1. For the LQFP100 and WLCSP100 packages, only FMC Bank1 is available. Bank1 can only support a multiplexed NOR/PSRAM memory using the NE1 Chip Select.
2. Only up to 13 data bits.
3. In case external SMPS package type is used, 2 GPIO's are replaced by VDD12 pins to connect the SMPS power supplies hence reducing the number of available GPIO's by 2.

Figure 1. STM32L496xx block diagram



Note:

AF: alternate function on I/O pins.

## 3 Functional overview

### 3.1 ARM® Cortex®-M4 core with FPU

The ARM® Cortex®-M4 with FPU processor is the latest generation of ARM processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The ARM® Cortex®-M4 with FPU 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution.

Its single precision FPU speeds up software development by using metalanguage development tools, while avoiding saturation.

With its embedded ARM core, the STM32L496xx family is compatible with all ARM tools and software.

*Figure 1* shows the general block diagram of the STM32L496xx family devices.

### 3.2 Adaptive real-time memory accelerator (ART Accelerator™)

The ART Accelerator™ is a memory accelerator which is optimized for STM32 industry-standard ARM® Cortex®-M4 processors. It balances the inherent performance advantage of the ARM® Cortex®-M4 over Flash memory technologies, which normally requires the processor to wait for the Flash memory at higher frequencies.

To release the processor near 100 DMIPS performance at 80MHz, the accelerator implements an instruction prefetch queue and branch cache, which increases program execution speed from the 64-bit Flash memory. Based on CoreMark benchmark, the performance achieved thanks to the ART accelerator is equivalent to 0 wait state program execution from Flash memory at a CPU frequency up to 80 MHz.

### 3.3 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task. This memory area is organized into up to 8 protected areas that can in turn be divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

### 3.4 Embedded Flash memory

STM32L496xx devices feature up to 1 Mbyte of embedded Flash memory available for storing programs and data. The Flash memory is divided into two banks allowing read-while-write operations. This feature allows to perform a read operation from one bank while an erase or program operation is performed to the other bank. The dual bank boot is also supported. Each bank contains 256 pages of 2 Kbyte.

Flexible protections can be configured thanks to option bytes:

- Readout protection (RDP) to protect the whole memory. Three levels are available:
  - Level 0: no readout protection
  - Level 1: memory readout protection: the Flash memory cannot be read from or written to if either debug features are connected, boot in RAM or bootloader is selected
  - Level 2: chip readout protection: debug features (Cortex-M4 JTAG and serial wire), boot in RAM and bootloader selection are disabled (JTAG fuse). This selection is irreversible.

**Table 3. Access status versus readout protection level and execution modes**

Area	Protection level	User execution			Debug, boot from RAM or boot from system memory (loader)		
		Read	Write	Erase	Read	Write	Erase
Main memory	1	Yes	Yes	Yes	No	No	No
	2	Yes	Yes	Yes	N/A	N/A	N/A
System memory	1	Yes	No	No	Yes	No	No
	2	Yes	No	No	N/A	N/A	N/A
Option bytes	1	Yes	Yes	Yes	Yes	Yes	Yes
	2	Yes	No	No	N/A	N/A	N/A
Backup registers	1	Yes	Yes	N/A <sup>(1)</sup>	No	No	N/A <sup>(1)</sup>
	2	Yes	Yes	N/A	N/A	N/A	N/A
SRAM2	1	Yes	Yes	Yes <sup>(1)</sup>	No	No	No <sup>(1)</sup>
	2	Yes	Yes	Yes	N/A	N/A	N/A

1. Erased when RDP change from Level 1 to Level 0.

- Write protection (WRP): the protected area is protected against erasing and programming. Two areas per bank can be selected, with 2-Kbyte granularity.
- Proprietary code readout protection (PCROP): a part of the flash memory can be protected against read and write from third parties. The protected area is execute-only: it can only be reached by the STM32 CPU, as an instruction code, while all other accesses (DMA, debug and CPU data read, write and erase) are strictly prohibited. One area per bank can be selected, with 64-bit granularity. An additional option bit (PCROP\_RDP) allows to select if the PCROP area is erased or not when the RDP protection is changed from Level 1 to Level 0.

The whole non-volatile memory embeds the error correction code (ECC) feature supporting:

- single error detection and correction
- double error detection.
- The address of the ECC fail can be read in the ECC register

### 3.5 Embedded SRAM

STM32L496xx devices feature 320 Kbyte of embedded SRAM. This SRAM is split into two blocks:

- 256 Kbyte mapped at address 0x2000 0000 (SRAM1)
- 64 Kbyte located at address 0x1000 0000 with hardware parity check (SRAM2).

This memory is also mapped at address 0x2004 0000, offering a contiguous address space with the SRAM1.

This block is accessed through the ICode/DCode buses for maximum performance.  
These 64 Kbyte SRAM can also be retained in Standby mode.


The SRAM2 can be write-protected with 1 Kbyte granularity.

The memory can be accessed in read/write at CPU clock speed with 0 wait states.

### 3.6 Multi-AHB bus matrix

The 32-bit multi-AHB bus matrix interconnects all the masters (CPU, DMAs and the DMA2D) and the slaves (Flash memory, RAM, FMC, QUADSPI, AHB and APB peripherals) and ensures a seamless and efficient operation even when several high speed peripherals work simultaneously.

**Figure 2. Multi-AHB bus matrix**



### 3.7 Firewall

The device embeds a Firewall which protects code sensitive and secure data from any access performed by a code executed outside of the protected areas.

Each illegal access generates a reset which kills immediately the detected intrusion.

The Firewall main features are the following:

- Three segments can be protected and defined thanks to the Firewall registers:
  - Code segment (located in Flash or SRAM1 if defined as executable protected area)
  - Non-volatile data segment (located in Flash)
  - Volatile data segment (located in SRAM1)
- The start address and the length of each segments are configurable:
  - code segment: up to 1024 Kbyte with granularity of 256 bytes
  - Non-volatile data segment: up to 1024 Kbyte with granularity of 256 bytes
  - Volatile data segment: up to 256 Kbyte of SRAM1 with a granularity of 64 bytes
- Specific mechanism implemented to open the Firewall to get access to the protected areas (call gate entry sequence)
- Volatile data segment can be shared or not with the non-protected code
- Volatile data segment can be executed or not depending on the Firewall configuration

The Flash readout protection must be set to level 2 in order to reach the expected level of protection.

## 3.8 Boot modes

At startup, BOOT0 pin and nBOOT1 option bit are used to select one of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM

BOOT0 value may come from the PH3-BOOT0 pin or from an option bit depending on the value of a user option bit to free the GPIO pad if needed.

A Flash empty check mechanism is implemented to force the boot from system flash if the first flash memory location is not programmed and if the boot selection is configured to boot from main flash.

The boot loader is located in system memory. It is used to reprogram the Flash memory by using USART, I2C, SPI, CAN and USB OTG FS in Device mode through DFU (device firmware upgrade).

## 3.9 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

## 3.10 Power supply management

### 3.10.1 Power supply schemes


- $V_{DD} = 1.71$  to  $3.6$  V: external power supply for I/Os ( $V_{DDIO1}$ ), the internal regulator and the system analog such as reset, power management and internal clocks. It is provided externally through  $V_{DD}$  pins.
- $V_{DD12} = 1.05$  to  $1.32$  V: external power supply bypassing internal regulator when connected to an external SMPS. It is provided externally through  $V_{DD12}$  pins and only available on packages with the external SMPS supply option.  $V_{DD12}$  does not require any external decoupling capacitance and cannot support any external load.
- $V_{DDA} = 1.62$  V (ADCs/COMPs) /  $1.8$  (DACs/OPAMPs) to  $3.6$  V: external analog power supply for ADCs, DACs, OPAMPs, Comparators and Voltage reference buffer. The  $V_{DDA}$  voltage level is independent from the  $V_{DD}$  voltage.
- $V_{DDUSB} = 3.0$  to  $3.6$  V: external independent power supply for USB transceivers. The  $V_{DDUSB}$  voltage level is independent from the  $V_{DD}$  voltage.
- $V_{DDIO2} = 1.08$  to  $3.6$  V: external power supply for 14 I/Os (PG[15:2]). The  $V_{DDIO2}$  voltage level is independent from the  $V_{DD}$  voltage.
- $V_{LCD} = 2.5$  to  $3.6$  V: the LCD controller can be powered either externally through VLCD pin, or internally from an internal voltage generated by the embedded step-up converter.
- $V_{BAT} = 1.55$  to  $3.6$  V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when  $V_{DD}$  is not present.

Note: When the functions supplied by  $V_{DDA}$ ,  $V_{DDUSB}$  or  $V_{DDIO2}$  are not used, these supplies should preferably be shorted to  $V_{DD}$ .

Note: If these supplies are tied to ground, the I/Os supplied by these power supplies are not 5 V tolerant (refer to [Table 19: Voltage characteristics](#)).

Note:  $V_{DDIOx}$  is the I/Os general purpose digital functions supply.  $V_{DDIOx}$  represents  $V_{DDIO1}$  or  $V_{DDIO2}$ , with  $V_{DDIO1} = V_{DD}$ .  $V_{DDIO2}$  supply voltage level is independent from  $V_{DDIO1}$ .

Figure 3. Power supply overview



### 3.10.2 Power supply supervisor

The device has an integrated ultra-low-power brown-out reset (BOR) active in all modes except Shutdown and ensuring proper operation after power-on and during power down. The device remains in reset mode when the monitored supply voltage V<sub>DD</sub> is below a specified threshold, without the need for an external reset circuit.

The lowest BOR level is 1.71V at power on, and other higher thresholds can be selected through option bytes. The device features an embedded programmable voltage detector (PVD) that monitors the V<sub>DD</sub> power supply and compares it to the VPVD threshold. An interrupt can be generated when V<sub>DD</sub> drops below the VPVD threshold and/or when V<sub>DD</sub> is higher than the VPVD threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

In addition, the device embeds a Peripheral Voltage Monitor which compares the independent supply voltages V<sub>DDA</sub>, V<sub>DDUSB</sub>, V<sub>DDIO2</sub> with a fixed threshold in order to ensure that the peripheral is in its functional supply range.

### 3.10.3 Voltage regulator

Two embedded linear voltage regulators supply most of the digital circuitries: the main regulator (MR) and the low-power regulator (LPR).

- The MR is used in the Run and Sleep modes and in the Stop 0 mode.
- The LPR is used in Low-Power Run, Low-Power Sleep, Stop 1 and Stop 2 modes. It is also used to supply the 64 Kbyte SRAM2 in Standby with RAM2 retention.
- Both regulators are in power-down in Standby and Shutdown modes: the regulator output is in high impedance, and the kernel circuitry is powered down thus inducing zero consumption.

The ultralow-power STM32L496xx supports dynamic voltage scaling to optimize its power consumption in run mode. The voltage from the Main Regulator that supplies the logic (VCORE) can be adjusted according to the system's maximum operating frequency.

There are two power consumption ranges:

- Range 1 with the CPU running at up to 80 MHz.
- Range 2 with a maximum CPU frequency of 26 MHz. All peripheral clocks are also limited to 26 MHz.

The VCORE can be supplied by the low-power regulator, the main regulator being switched off. The system is then in Low-power run mode.

- Low-power run mode with the CPU running at up to 2 MHz. Peripherals with independent clock can be clocked by HSI16.

When the MR is in use, the STM32L496xx with the external SMPS option allows to force an external VCORE supply on the VDD12 supply pins.

When VDD12 is forced by an external source and is higher than the output of the internal LDO, the current is taken from this external supply and the overall power efficiency is significantly improved if using an external step down DC/DC converter.

### 3.10.4 Low-power modes

The ultra-low-power STM32L496xx supports seven low-power modes to achieve the best compromise between low-power consumption, short startup time, available peripherals and available wakeup sources: