

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







## **Power MOSFET**

# 40 V, 6.9 m $\Omega$ , 44 A, Dual N–Channel Logic Level, Dual SO–8FL

#### **Features**

- Small Footprint (5x6 mm) for Compact Designs
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- NVMFD5852NLWF Wettable Flanks Option for Enhanced Optical Inspection
- AEC-Q101 Qualified and PPAP Capable
- This is a Pb–Free Device

### **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

| Parameter   |                 |                                   | Symbol          | Value | Unit |
|---|-----------------|-----------------------------------|-----------------|-------|------|
| Drain-to-Source Voltage   |                 |                                   | $V_{DSS}$       | 40    | V    |
| Gate-to-Source Voltage  |                 |                                   | $V_{GS}$        | ±20   | V    |
| Continuous Drain Cur-   |                 | $T_{mb} = 25^{\circ}C$            | I <sub>D</sub>  | 44    | Α    |
| rent $R_{\Psi J-mb}$ (Notes 1, 2, 3, 4)   | Steady<br>State | $T_{mb} = 100^{\circ}C$           |                 | 31    |      |
| Power Dissipation   |                 | T <sub>mb</sub> = 25°C            | $P_{D}$         | 27    | W    |
| $R_{\Psi J-mb}$ (Notes 1, 2, 3)   |                 | $T_{mb} = 100^{\circ}C$           |                 | 13    |      |
| Continuous Drain Cur-   |                 | $T_A = 25^{\circ}C$               | I <sub>D</sub>  | 15    | Α    |
| rent R <sub>θJA</sub> (Notes 1, 3<br>& 4)   | Steady          | T <sub>A</sub> = 100°C            |                 | 10.6  |      |
| Power Dissipation   | State           | $T_A = 25^{\circ}C$               | $P_{D}$         | 3.2   | W    |
| R <sub>θJA</sub> (Notes 1 & 3)  |                 | T <sub>A</sub> = 100°C            |                 | 1.6   |      |
| Pulsed Drain Current $T_A = 25^{\circ}C$ , $t_p = 10 \mu s$   |                 |                                   | I <sub>DM</sub> | 329   | Α    |
| Operating Junction and Storage Temperature  |                 | T <sub>J</sub> , T <sub>stg</sub> | -55 to<br>175   | °C    |      |
| Source Current (Body Diode)   |                 |                                   | I <sub>S</sub>  | 40    | Α    |
| Single Pulse Drain–to–Source Avalanche Energy (T $_J$ = 25°C, V $_{GS}$ = 10 V, I $_{L(pk)}$ = 40 A, L = 0.1 mH, R $_G$ = 25 $\Omega$ ) |                 | E <sub>AS</sub>                   | 80              | mJ    |      |
| Lead Temperature for Soldering Purposes (1/8" from case for 10 s)   |                 | $T_L$                             | 260             | °C    |      |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

## THERMAL RESISTANCE MAXIMUM RATINGS (Note 1)

|  |                 | -     |      |
|--|-----------------|-------|------|
| Parameter  | Symbol          | Value | Unit |
| Junction-to-Mounting Board (top) – Steady State (Notes 2, 3) | $R_{\Psi J-mb}$ | 5.6   | °C/W |
| Junction-to-Ambient - Steady State (Note 3)                  | $R_{\theta,JA}$ | 47    | 1    |

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- Psi (Ψ) is used as required per JESD51-12 for packages in which substantially less than 100% of the heat flows to single case surface.
- 3. Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.
- Maximum current for pulses as long as 1 second are higher but are dependent on pulse duration and duty cycle.




## ON Semiconductor®

## http://onsemi.com

| V <sub>(BR)DSS</sub> | R <sub>DS(on)</sub> MAX | I <sub>D</sub> MAX |
|----------------------|-------------------------|--------------------|
| 40 V                 | 6.9 mΩ @ 10 V           | 44 A               |
|                      | 12.0 mΩ @ 4.5 V         | 77 /               |

#### **Dual N-Channel**






(SO8FL)

CASE 506BT

### **MARKING DIAGRAM**



5852NL = Specific Device Code for NVMFD5852NL

5852LW = Specific Device Code for NVMFD5852NLWF

= Assembly Location

Y = Year
W = Work Week
ZZ = Lot Traceability

#### **ORDERING INFORMATION**

| Device           | Package           | Shipping <sup>†</sup> |  |  |
|------------------|-------------------|-----------------------|--|--|
| NVMFD5852NLT1G   | DFN8<br>(Pb-Free) | 1500 / Tape &<br>Reel |  |  |
| NVMFD5852NLWFT1G | DFN8<br>(Pb-Free) | 1500 / Tape &<br>Reel |  |  |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

## **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)


| Parameter  | Symbol                               | Test Condition  |   | Min | Тур  | Max  | Unit     |
|--|--------------------------------------|---|---|-----|------|------|----------|
| OFF CHARACTERISTICS  | •                                    |   |   |     |      |      | •        |
| Drain-to-Source Breakdown Voltage                            | V <sub>(BR)DSS</sub>                 | $V_{GS} = 0 \text{ V}, I_D =$   | 250 μΑ  | 40  |      |      | V        |
| Drain-to-Source Breakdown Voltage<br>Temperature Coefficient | V <sub>(BR)DSS</sub> /T <sub>J</sub> |   |   |     | 37.3 |      | mV/°C    |
| Zero Gate Voltage Drain Current                              | I <sub>DSS</sub>                     | $V_{GS} = 0 V$ ,  | T <sub>J</sub> = 25°C   |     |      | 1.0  | μΑ       |
|  |                                      | $V_{DS} = 40 \text{ V}$   | T <sub>J</sub> = 125°C  |     |      | 100  | 7        |
| Gate-to-Source Leakage Current                               | $I_{GSS}$                            | $V_{DS} = 0 V, V_{GS}$  | = ±20 V   |     |      | ±100 | nA       |
| ON CHARACTERISTICS (Note 5)                                  |                                      |   |   |     |      |      |          |
| Gate Threshold Voltage                                       | V <sub>GS(TH)</sub>                  | $V_{GS} = V_{DS}, I_D =$  | = 250 μA  | 1.4 |      | 2.4  | V        |
| Negative Threshold Temperature<br>Coefficient                | V <sub>GS(TH)</sub> /T <sub>J</sub>  |   |   |     | 6.3  |      | mV/°C    |
| Drain-to-Source On Resistance                                | R <sub>DS(on)</sub>                  | V <sub>GS</sub> = 10 V, I <sub>D</sub>  | V <sub>GS</sub> = 10 V, I <sub>D</sub> = 20 A                         |     | 5.3  | 6.9  | mΩ       |
|  |                                      | $V_{GS} = 4.5 \text{ V}, I_D = 20 \text{ A}$  |   |     | 8.7  | 12   | 1        |
| Forward Transconductance                                     | 9FS                                  | $V_{DS} = 5 \text{ V}, I_{D} = 5 \text{ A}$   |   |     | 24   |      | S        |
| CHARGES AND CAPACITANCES                                     |                                      |   |   |     |      |      |          |
| Input Capacitance  | C <sub>iss</sub>                     | V <sub>GS</sub> = 0 V, f = 1.0 MHz, V <sub>DS</sub> = 25 V                            |   |     | 1800 |      | pF       |
| Output Capacitance   | C <sub>oss</sub>                     |   |   |     | 240  |      |          |
| Reverse Transfer Capacitance                                 | C <sub>rss</sub>                     |   |   |     | 180  |      |          |
| Total Gate Charge  | Q <sub>G(TOT)</sub>                  |   |   |     | 20   |      | nC       |
| Threshold Gate Charge  | Q <sub>G(TH)</sub>                   | $V_{GS} = 4.5 \text{ V}, V_{D}$   | <sub>S</sub> = 32 V,  |     | 1.5  |      | <b>1</b> |
| Gate-to-Source Charge  | $Q_{GS}$                             | $I_{D} = 20$  | $V_{GS} = 4.5 \text{ V}, V_{DS} = 32 \text{ V},$ $I_D = 20 \text{ A}$ |     | 5.5  |      | 7 !      |
| Gate-to-Drain Charge   | $Q_{GD}$                             |   |   |     | 10.9 |      | 7        |
| Total Gate Charge  | $Q_{G(TOT)}$                         | V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 32V, I <sub>D</sub> = 20 A                  |   |     | 36   |      | nC       |
| SWITCHING CHARACTERISTICS (No                                | ote 6)                               |   |   |     |      |      |          |
| Turn-On Delay Time   | t <sub>d(on)</sub>                   |   |   |     | 12   |      | ns       |
| Rise Time  | t <sub>r</sub>                       | $V_{GS} = 4.5 \text{ V}, V_{D}$   | <sub>S</sub> = 32 V,  |     | 52   |      |          |
| Turn-Off Delay Time  | t <sub>d(off)</sub>                  | $V_{GS} = 4.5 \text{ V}, V_{D}$<br>$I_{D} = 20 \text{ A}, R_{G}$                      | = 2.5 Ω   |     | 21   |      |          |
| Fall Time  | t <sub>f</sub>                       |   |   |     | 13   |      | 7        |
| Turn-On Delay Time   | t <sub>d(on)</sub>                   |   |   |     | 12   |      | ns       |
| Rise Time  | t <sub>r</sub>                       | $V_{GS} = 10 \text{ V}, V_{DS}$   |   |     | 8.0  |      |          |
| Turn-Off Delay Time  | t <sub>d(off)</sub>                  | $I_{\rm D} = 20~{\rm A}, R_{\rm G} = 2.5~{\rm \Omega}$                                |   |     | 27   |      |          |
| Fall Time  | t <sub>f</sub>                       |   |   |     | 5.0  |      |          |
| DRAIN-SOURCE DIODE CHARACTE                                  | RISTICS                              |   |   |     |      |      |          |
| Forward Diode Voltage  | V <sub>SD</sub>                      | $V_{GS} = 0 \text{ V},$ $I_{S} = 20 \text{ A}$  | $T_J = 25^{\circ}C$   |     | 0.84 | 1.1  | V        |
|  |                                      |   | T <sub>J</sub> = 125°C  |     | 0.69 |      | 7        |
| Reverse Recovery Time  | t <sub>RR</sub>                      | $V_{GS} = 0 \text{ V, } d_{IS}/d_t = 100 \text{ A/}\mu\text{s,}$ $I_S = 20 \text{ A}$ |   |     | 22.3 |      | ns       |
| Charge Time  | t <sub>a</sub>                       |   |   |     | 12.8 |      | 7        |
| Discharge Time   | t <sub>b</sub>                       |   |   |     | 9.4  |      | 1        |
| Reverse Recovery Charge                                      | Q <sub>RR</sub>                      |   |   |     | 15.2 |      | nC       |

<sup>5.</sup> Pulse Test: pulse width = 300  $\mu$ s, duty cycle  $\leq$  2%. 6. Switching characteristics are independent of operating junction temperatures.

## TYPICAL CHARACTERISTICS

150


 $V_{DS} \ge 10 \text{ V}$ 



125 ID, DRAIN CURRENT (A) 100 75 50 T<sub>J</sub> = 25°C 25  $T_{J} = 125^{\circ}C$ -55°C 0 2.0 3.5 4.0 2.5 3.0 4.5 5.0 V<sub>GS</sub>, GATE-TO-SOURCE VOLTAGE (V)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. V<sub>GS</sub>

Figure 4. On–Resistance vs. Drain Current and Gate Voltage






Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Voltage

## TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area

## **TYPICAL CHARACTERISTICS**





Figure 12. Thermal Response

#### PACKAGE DIMENSIONS

## DFN8 5x6, 1.27P Dual Flag (SO8FL-Dual)

CASE 506BT ISSUE E



<sup>\*</sup>For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and was are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmati

## **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada

Fax: 303-675-2179 of 600-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative