imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





16-channel Fm+ I²C-bus 57 mA constant current LED driver Rev. 7.1 — 29 June 2015 Product data sheet

1. General description

The PCA9952 and PCA9955 are I²C-bus controlled 16-channel constant current LED driver optimized for dimming and blinking 57 mA Red/Green/Blue/Amber (RGBA) LEDs in amusement products. Each LEDn output has its own 8-bit resolution (256 steps) fixed frequency individual PWM controller that operates at 31.25 kHz with a duty cycle that is adjustable from 0 % to 99.6 % to allow the LED to be set to a specific brightness value. An additional 8-bit resolution (256 steps) group PWM controller has both a fixed frequency of 122 Hz and an adjustable frequency between 15 Hz to once every 16.8 seconds with a duty cycle that is adjustable from 0 % to 99.6 % that is used to either dim or blink all LEDs with the same value.

Each LEDn output can be off, on (no PWM control), set at its individual PWM controller value or at both individual and group PWM controller values. The PCA9952 and PCA9955 operate with a supply voltage range of 3 V to 5.5 V and the constant current sink LEDn outputs allow up to 40 V for the LED supply. The output peak current is adjustable with an 8-bit linear DAC from 225 μ A to 57 mA.

These devices have built-in open, short load and overtemperature detection circuitry. The error information from the corresponding register can be read via the l²C-bus. Additionally, a thermal shutdown feature protects the device when internal junction temperature exceeds the limit allowed for the process.

The PCA9952 and PCA9955 devices have Fast-mode Plus (Fm+) l^2 C-bus interface. Fm+ devices offer higher frequency (up to 1 MHz) or more densely populated bus operation (up to 4000 pF).

The PCA9952 is identical to PCA9955 except for the following differences:

- The PCA9952 has only three hardware address pins compared to four on PCA9955.
- The PCA9952 has an output enable pin (OE) and the PCA9955 does not.

The active LOW output enable input pin (\overline{OE}) , available only on PCA9952, blinks all the LEDn outputs and can be used to externally PWM the outputs, which is useful when multiple devices need to be dimmed or blinked together without using software control.

Software programmable LED Group and three Sub Call I²C-bus addresses allow all or defined groups of PCA9952/55 devices to respond to a common I²C-bus address, allowing for example, all red LEDs to be turned on or off at the same time or marquee chasing effect, thus minimizing I²C-bus commands. On power-up, PCA9952/55 will have a unique Sub Call address to identify it as a 16-channel LED driver. This allows mixing of devices with different channel widths. Four hardware address pins on PCA9955 allow up to 16 devices on the same bus. In the case of PCA9952, three hardware address pins allow up to 8 devices on the same bus.



The Software Reset (SWRST) function allows the master to perform a reset of the PCA9952/55 through the I²C-bus, identical to the Power-On Reset (POR) that initializes the registers to their default state causing the output current switches to be OFF (LED off). This allows an easy and quick way to reconfigure all device registers to the same condition.

2. Features and benefits

- 16 LED drivers. Each output programmable at:
 - Off
 - 🔷 On
 - Programmable LED brightness
 - Programmable group dimming/blinking mixed with individual LED brightness
 - Programmable LEDn output enable delay to reduce EMI and surge currents
- 16 constant current output channels can sink up to 57 mA, tolerate up to 40 V when OFF
- Output current adjusted through an external resistor
- Output current accuracy
 - ◆ ±6 % between output channels
 - ±8 % between PCA9952/55 devices
- Open/short load/overtemperature detection mode to detect individual LED errors
- 1 MHz Fast-mode Plus compatible I²C-bus interface with 30 mA high drive capability on SDA output for driving high capacitive buses
- 256-step (8-bit) linear programmable brightness per LEDn output varying from fully off (default) to maximum brightness using a 31.25 kHz PWM signal
- 256-step group brightness control allows general dimming (using a 122 Hz PWM signal) from fully off to maximum brightness (default)
- 256-step group blinking with frequency programmable from 15 Hz to 16.8 s and duty cycle from 0 % to 99.6 %
- Output state change programmable on the Acknowledge or the STOP Command to update outputs byte-by-byte or all at the same time (default to 'Change on STOP').
- Active LOW Output Enable (OE) input pin (only on PCA9952) allows for hardware blinking and dimming of the LEDs
- Four hardware address pins allow 16 PCA9955 devices to be connected to the same I²C-bus and to be individually programmed
- Four software programmable I²C-bus addresses (one LED Group Call address and three LED Sub Call addresses) allow groups of devices to be addressed at the same time in any combination (for example, one register used for 'All Call' so that all the PCA9952/55s on the I²C-bus can be addressed at the same time and the second register used for three different addresses so that ¹/₃ of all devices on the bus can be addressed at the same time in a group). Software enable and disable for each programmable I²C-bus address.
- Unique power-up default Sub Call address allows mixing of devices with different channel widths
- Software Reset feature (SWRST Call) allows the device to be reset through the I²C-bus
- 8 MHz internal oscillator requires no external components

PCA9952 PCA9955

16-channel Fm+ I²C-bus 57 mA constant current LED driver

- Internal power-on reset
- Noise filter on SDA/SCL inputs
- No glitch on LED on power-up
- Low standby current
- Operating power supply voltage (V_{DD}) range of 3 V to 5.5 V
- 5.5 V tolerant inputs on non-LED pins
- Operating temperature:
 - ◆ -20 °C to +85 °C (PCA9952TW, PCA9955TW)
 - ◆ -40 °C to +85 °C (PCA9952TW/Q900, PCA9955TW/Q900)
- ESD protection exceeds 2000 V HBM per JESD22-A114, 750 V CDM (PCA9952TW, PCA9955TW), and 500 V CDM (PCA9952TW/Q900, PCA9955TW/Q900) per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 Class II, Level B
- Packages offered: HTSSOP28

3. Applications

- Amusement products
- RGB or RGBA LED drivers
- LED status information
- LED displays
- LCD backlights
- Keypad backlights for cellular phones or handheld devices
- Automotive lighting (PCA9952TW/Q900, PCA9955TW/Q900)

4. Ordering information

Table 1. Ordering information									
Type number	Topside	Package							
	marking	Name	Description	Version					
PCA9952TW	PCA9952	HTSSOP28	plastic thermal enhanced thin shrink small outline package; 28 leads; body width 4.4 mm; lead pitch 0.65 mm; exposed die pad	SOT1172-2					
PCA9952TW/Q900[1]	PCA9952	HTSSOP28	plastic thermal enhanced thin shrink small outline package; 28 leads; body width 4.4 mm; lead pitch 0.65 mm; exposed die pad	SOT1172-2					
PCA9955TW	PCA9955	HTSSOP28							
PCA9955TW/Q900[1]	PCA9955	HTSSOP28	plastic thermal enhanced thin shrink small outline package; 28 leads; body width 4.4 mm; lead pitch 0.65 mm; exposed die pad	SOT1172-2					

[1] PCA9952TW/Q900 and PCA9955TW/Q900 are AEC-Q100 compliant.


4.1 Ordering options

Table 2. Ordering options

Type number	Orderable part number	Package	Packing method	Minimum order quantity	Temperature
PCA9952TW	PCA9952TW,118	HTSSOP28	Reel 13" Q1/T1 *standard mark SMD	2500	$T_{amb} = -20 \ ^{\circ}C \ to \ +85 \ ^{\circ}C$
PCA9952TW/Q900	PCA9952TW/Q900,118	HTSSOP28	Reel 13" Q1/T1 *standard mark SMD	2500	$T_{amb} = -40 \ ^{\circ}C \ to \ +85 \ ^{\circ}C$
PCA9955TW	PCA9955TW,118	HTSSOP28	Reel 13" Q1/T1 *standard mark SMD	2500	$T_{amb} = -20 \ ^{\circ}C \ to \ +85 \ ^{\circ}C$
PCA9955TW/Q900	PCA9955TW/Q900,118	HTSSOP28	Reel 13" Q1/T1 *standard mark SMD	2500	$T_{amb} = -40 \ ^{\circ}C \ to \ +85 \ ^{\circ}C$

16-channel Fm+ I²C-bus 57 mA constant current LED driver


5. Block diagram



16-channel Fm+ I²C-bus 57 mA constant current LED driver

6. Pinning information

6.1 Pinning



PCA9952_PCA9955

16-channel Fm+ I²C-bus 57 mA constant current LED driver

6.2 Pin description

Symbol	Pin	Туре	Description					
REXT	1	1	current set resistor input; resistor to ground					
A0	2	I	address input 0 ^[1]					
A1	3	1	address input 1 ^[1]					
A2	4	I	address input 2 ^[1]					
OE	5	I	active LOW output enable					
LED0	6	0	LED driver 0					
LED1	7	0	LED driver 1					
LED2	8	0	LED driver 2					
LED3	9	0	LED driver 3					
LED4	11	0	LED driver 4					
LED5	12	0	LED driver 5					
LED6	13	0	LED driver 6					
LED7	14	0	LED driver 7					
LED8	15	0	LED driver 8					
LED9	16	0	LED driver 9					
LED10	17	0	LED driver 10					
LED11	18	0	LED driver 11					
LED12	20	0	LED driver 12					
LED13	21	0	LED driver 13					
LED14	22	0	LED driver 14					
LED15	23	0	LED driver 15					
RESET	25	1	active LOW reset input					
SCL	26	1	serial clock line					
SDA	27	I/O	serial data line					
V _{SS}	10, 19, 24 <mark>[2]</mark>	ground	supply ground					
V _{DD}	28	power supply	supply voltage					

 In order to obtain the best system level ESD performance, a standard pull-up resistor (10 kΩ typical) is required for any address pin connecting to V_{DD}. For additional information on system level ESD performance, please refer to application notes AN10897 and AN11131.

[2] HTSSOP28 package supply ground is connected to both V_{SS} pins and exposed center pad. V_{SS} pins must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad on the board and for proper heat conduction through the board, thermal vias need to be incorporated in the PCB in the thermal pad region.

16-channel Fm+ I²C-bus 57 mA constant current LED driver

Table 4.	PCA9955 pin	description	
Symbol	Pin	Туре	Description
REXT	1	I	current set resistor input; resistor to ground
A0	2	I	address input 0 ^[1]
A1	3	I	address input 1 ^[1]
A2	4	I	address input 2 ^[1]
A3	5	I	address input 3 ^[1]
LED0	6	0	LED driver 0
LED1	7	0	LED driver 1
LED2	8	0	LED driver 2
LED3	9	0	LED driver 3
LED4	11	0	LED driver 4
LED5	12	0	LED driver 5
LED6	13	0	LED driver 6
LED7	14	0	LED driver 7
LED8	15	0	LED driver 8
LED9	16	0	LED driver 9
LED10	17	0	LED driver 10
LED11	18	0	LED driver 11
LED12	20	0	LED driver 12
LED13	21	0	LED driver 13
LED14	22	0	LED driver 14
LED15	23	0	LED driver 15
RESET	25	1	active LOW reset input
SCL	26	1	serial clock line
SDA	27	I/O	serial data line
V _{SS}	10, 19, 24 <mark>2</mark>	ground	supply ground
V _{DD}	28	power supply	supply voltage

 In order to obtain the best system level ESD performance, a standard pull-up resistor (10 kΩ typical) is required for any address pin connecting to V_{DD}. For additional information on system level ESD performance, please refer to application notes AN10897 and AN11131.

[2] HTSSOP28 package supply ground is connected to both V_{SS} pins and exposed center pad. V_{SS} pins must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad on the board and for proper heat conduction through the board, thermal vias need to be incorporated in the PCB in the thermal pad region.

7. Functional description

Refer to Figure 1 "Block diagram of PCA9952/55".

7.1 Device addresses

Following a START condition, the bus master must output the address of the slave it is accessing.

For PCA9955 there are a maximum of 16 possible programmable addresses using the 4 hardware address pins.


For PCA9952 there are a maximum of 8 possible programmable addresses using the 3 hardware address pins.

7.1.1 Regular I²C-bus slave address

The I²C-bus slave address of the PCA9955 is shown in <u>Figure 3</u>. To conserve power, no internal pull-up resistors are incorporated on the hardware selectable address pins and they must be pulled HIGH or LOW externally. <u>Figure 4</u> shows the I²C-bus slave address of the PCA9952.

Remark: Reserved I²C-bus addresses must be used with caution since they can interfere with:

- 'reserved for future use' I²C-bus addresses (0000 011, 1111 1XX)
- slave devices that use the 10-bit addressing scheme (1111 0XX)
- slave devices that are designed to respond to the General Call address (0000 000)
- High-speed mode (Hs-mode) master code (0000 1XX)



The last bit of the address byte defines the operation to be performed. When set to logic 1 a read is selected, while a logic 0 selects a write operation.

7.1.2 LED All Call I²C-bus address

- Default power-up value (ALLCALLADR register): E0h or 1110 000X
- Programmable through I²C-bus (volatile programming)
- At power-up, LED All Call I²C-bus address is enabled. PCA9952/55 sends an ACK when E0h (R/W = 0) or E1h (R/W = 1) is sent by the master.

See <u>Section 7.3.10 "ALLCALLADR, LED All Call I²C-bus address"</u> for more detail.

Remark: The default LED All Call I²C-bus address (E0h or 1110 000X) must not be used as a regular I²C-bus slave address since this address is enabled at power-up. All of the PCA9952/55s on the I²C-bus will acknowledge the address if sent by the I²C-bus master.

7.1.3 LED bit Sub Call I²C-bus addresses

- 3 different I²C-bus addresses can be used
- Default power-up values:
 - SUBADR1 register: ECh or 1110 110X
 - SUBADR2 register: ECh or 1110 110X
 - SUBADR3 register: ECh or 1110 110X
- Programmable through I²C-bus (volatile programming)
- At power-up, SUBADR1 is enabled while SUBADR2 and SUBADR3 I²C-bus addresses are disabled.

Remark: At power-up SUBADR1 identifies this device as a 16-channel driver.

See Section 7.3.9 "LED bit Sub Call I²C-bus addresses for PCA9952/55" for more detail.


Remark: The default LED Sub Call I²C-bus addresses may be used as regular I²C-bus slave addresses as long as they are disabled.

7.2 Control register

Following the successful acknowledgement of the slave address, LED All Call address or LED Sub Call address, the bus master will send a byte to the PCA9952/55, which will be stored in the Control register.

The lowest 7 bits are used as a pointer to determine which register will be accessed (D[6:0]). The highest bit is used as Auto-Increment Flag (AIF). The AIF is active by default at power-up.

This bit along with the MODE1 register bit 5 and bit 6 provide the Auto-Increment feature.



When the Auto-Increment Flag is set (AIF = logic 1), the seven low-order bits of the Control register are automatically incremented after a read or write. This allows the user to program the registers sequentially. Four different types of Auto-Increment are possible, depending on AI1 and AI0 values of MODE1 register.

16-channel Fm+ I²C-bus 57 mA constant current LED driver

Table 5.Auto-Increment options

AIF	Al1[1]	AI0[1]	Function
0	0	0	no Auto-Increment
1	0	0	Auto-Increment for registers (00h to 41h). D[6:0] roll over to 00h after the last register 41h is accessed.
1	0	1	Auto-Increment for individual brightness registers only (0Ah to 19h). D[6:0] roll over to 0Ah after the last register (19h) is accessed.
1	1	0	Auto-Increment for MODE1 to IREF15 control registers (00h to 31h). D[6:0] roll over to 00h after the last register (31h) is accessed.
1	1	1	Auto-Increment for global control registers and individual brightness registers (08h to 19h). D[6:0] roll over to 08h after the last register (19h) is accessed.

[1] Al1 and Al0 come from MODE1 register.

Remark: Other combinations not shown in <u>Table 5</u> (AIF + AI[1:0] = 001b, 010b and 011b) are reserved and must not be used for proper device operation.

AIF + AI[1:0] = 000b is used when the same register must be accessed several times during a single I²C-bus communication, for example, changes the brightness of a single LED. Data is overwritten each time the register is accessed during a write operation.

AIF + AI[1:0] = 100b is used when all the registers must be sequentially accessed, for example, power-up programming.

AIF + AI[1:0] = 101b is used when the 16 LED drivers must be individually programmed with different values during the same I²C-bus communication, for example, changing color setting to another color setting.

AIF + AI[1:0] = 110b is used when MODE1 to IREF15 registers must be programmed with different settings during the same I²C-bus communication.

AIF + AI[1:0] = 111b is used when the 16 LED drivers must be individually programmed with different values in addition to global programming.

Only the 7 least significant bits D[6:0] are affected by the AIF, AI1 and AI0 bits.

When the Control register is written, the register entry point determined by D[6:0] is the first register that will be addressed (read or write operation), and can be anywhere between 00h and 41h (as defined in Table 6). When AIF = 1, the Auto-Increment Flag is set and the rollover value at which the register increment stops and goes to the next one is determined by AIF, AI1 and AI0. See Table 5 for rollover values. For example, if MODE1 register bit AI1 = 0 and AI0 = 1 and if the Control register = 1001 0000, then the register addressing sequence will be (in hexadecimal):

 $10 \rightarrow 11 \rightarrow ... \rightarrow 19 \rightarrow 0A \rightarrow 0B \rightarrow ... \rightarrow 19 \rightarrow 0A \rightarrow 0B \rightarrow ...$ as long as the master keeps sending or reading data.

If MODE1 register bit AI1 = 0 and AI0 = 0 and if the Control register = 1010 0010, then the register addressing sequence will be (in hexadecimal):

 $22 \rightarrow 23 \rightarrow ... \rightarrow 41 \rightarrow 00 \rightarrow 01 \rightarrow ... \rightarrow 19 \rightarrow 0A \rightarrow 0B \rightarrow ...$ as long as the master keeps sending or reading data.

If MODE1 register bit Al1 = 0 and Al0 = 1 and if the Control register = 1000 0101, then the register addressing sequence will be (in hexadecimal): $05 \rightarrow 06 \rightarrow ... \rightarrow 19 \rightarrow 0A \rightarrow 0B \rightarrow ... \rightarrow 19 \rightarrow 0A \rightarrow 0B \rightarrow ...$ as long as the master keeps sending or reading data.

Remark: Writing to registers marked 'not used' will return NACK.

7.3 Register definitions

Table 6. Regi	ster s	sumn	nary	11						
Register number (hexadecimal)	D6	D5	D4	D3	D2	D1	D0	Name	Туре	Function
00h	0	0	0	0	0	0	0	MODE1	read/write	Mode register 1
01h	0	0	0	0	0	0	1	MODE2	read/write	Mode register 2
02h	0	0	0	0	0	1	0	LEDOUT0	read/write	LEDn output state 0
03h	0	0	0	0	0	1	1	LEDOUT1	read/write	LEDn output state 1
04h	0	0	0	0	1	0	0	LEDOUT2	read/write	LEDn output state 2
05h	0	0	0	0	1	0	1	LEDOUT3	read/write	LEDn output state 3
06h	0	0	0	0	1	1	0	-	read/write	not used ^[1]
07h	0	0	0	0	1	1	1	-	read/write	not used ^[1]
08h	0	0	0	1	0	0	0	GRPPWM	read/write	group duty cycle control
09h	0	0	0	1	0	0	1	GRPFREQ	read/write	group frequency
0Ah	0	0	0	1	0	1	0	PWM0	read/write	brightness control LED0
0Bh	0	0	0	1	0	1	1	PWM1	read/write	brightness control LED1
0Ch	0	0	0	1	1	0	0	PWM2	read/write	brightness control LED2
0Dh	0	0	0	1	1	0	1	PWM3	read/write	brightness control LED3
0Eh	0	0	0	1	1	1	0	PWM4	read/write	brightness control LED4
0Fh	0	0	0	1	1	1	1	PWM5	read/write	brightness control LED5
10h	0	0	1	0	0	0	0	PWM6	read/write	brightness control LED6
11h	0	0	1	0	0	0	1	PWM7	read/write	brightness control LED7
12h	0	0	1	0	0	1	0	PWM8	read/write	brightness control LED8
13h	0	0	1	0	0	1	1	PWM9	read/write	brightness control LED9
14h	0	0	1	0	1	0	0	PWM10	read/write	brightness control LED10
15h	0	0	1	0	1	0	1	PWM11	read/write	brightness control LED11
16h	0	0	1	0	1	1	0	PWM12	read/write	brightness control LED12
17h	0	0	1	0	1	1	1	PWM13	read/write	brightness control LED13
18h	0	0	1	1	0	0	0	PWM14	read/write	brightness control LED14
19h	0	0	1	1	0	0	1	PWM15	read/write	brightness control LED15
1Ah to 21h	-	-	-	-	-	-	-	-	read/write	not used ^[1]
22h	0	1	0	0	0	1	0	IREF0	read/write	output gain control register 0
23h	0	1	0	0	0	1	1	IREF1	read/write	output gain control register 1
24h	0	1	0	0	1	0	0	IREF2	read/write	output gain control register 2
25h	0	1	0	0	1	0	1	IREF3	read/write	output gain control register 3
26h	0	1	0	0	1	1	0	IREF4	read/write	output gain control register 4

PCA9952_PCA9955

NXP Semiconductors

PCA9952; PCA9955

16-channel Fm+ I²C-bus 57 mA constant current LED driver

Register number (hexadecimal)	D6	D5	D4	D3	D2	D1	D0	Name	Туре	Function
27h	0	1	0	0	1	1	1	IREF5	read/write	output gain control register 5
28h	0	1	0	1	0	0	0	IREF6	read/write	output gain control register 6
29h	0	1	0	1	0	0	1	IREF7	read/write	output gain control register 7
2Ah	0	1	0	1	0	1	0	IREF8	read/write	output gain control register 8
2Bh	0	1	0	1	0	1	1	IREF9	read/write	output gain control register 9
2Ch	0	1	0	1	1	0	0	IREF10	read/write	output gain control register 10
2Dh	0	1	0	1	1	0	1	IREF11	read/write	output gain control register 11
2Eh	0	1	0	1	1	1	0	IREF12	read/write	output gain control register 12
2Fh	0	1	0	1	1	1	1	IREF13	read/write	output gain control register 13
30h	0	1	1	0	0	0	0	IREF14	read/write	output gain control register 14
31h	0	1	1	0	0	0	1	IREF15	read/write	output gain control register 15
32h to 39h	-	-	-	-	-	-	-	-	read/write	not used ^[1]
3Ah	0	1	1	1	0	1	0	OFFSET	read/write	Offset/delay on LEDn outputs
3Bh	0	1	1	1	0	1	1	SUBADR1	read/write	I ² C-bus subaddress 1
3Ch	0	1	1	1	1	0	0	SUBADR2	read/write	I ² C-bus subaddress 2
3Dh	0	1	1	1	1	0	1	SUBADR3	read/write	I ² C-bus subaddress 3
3Eh	0	1	1	1	1	1	0	ALLCALLADR	read/write	All Call I ² C-bus address
3Fh	0	1	1	1	1	1	1	RESERVED1	read/write	reserved ^[2]
40h	1	0	0	0	0	0	0	RESERVED2	read only	reserved ^[2]
41h	1	0	0	0	0	0	1	RESERVED3	read only	reserved ^[2]
42h	1	0	0	0	0	1	0	PWMALL	write only	brightness control for all LEDn
43h	1	0	0	0	0	1	1	IREFALL	write only	output gain control for all registers IREF0 to IREF15
44h	1	0	0	0	1	0	0	EFLAG0	read only	output error flag 0
45h	1	0	0	0	1	0	1	EFLAG1	read only	output error flag 1
46h to 7Fh	-	-	-	-	-	-	-	-	read only	not used ^[1]

Table 6. Register summary^[1] ...continued

[1] **Remark:** Writing to registers marked 'not used' will return a NACK.

[2] Remark: Writing to registers marked 'reserved' will not change any functionality in the chip.

16-channel Fm+ I²C-bus 57 mA constant current LED driver

7.3.1 MODE1 — Mode register 1

Table 7. MODE1 - Mode register 1 (address 00h) bit description Legend: * default value. *

Bit	Symbol	Access	Value	Description				
7	AIF	read only	0	Register Auto-Increment disabled.				
			1*	Register Auto-Increment enabled.				
6	Al1	R/W	0*	Auto-Increment bit $1 = 0$. Auto-increment range as defined in <u>Table 5</u> .				
			1	Auto-Increment bit $1 = 1$. Auto-increment range as defined in <u>Table 5</u> .				
5	AI0	R/W	0*	Auto-Increment bit $0 = 0$. Auto-increment range as defined in Table 5.				
			1	Auto-Increment bit $0 = 1$. Auto-increment range as defined in Table 5.				
4	SLEEP	R/W	0*	Normal mode ^[1] .				
			1	Low-power mode. Oscillator off ^{[2][3]} .				
3	SUB1	R/W	0	PCA9952; PCA9955 does not respond to I ² C-bus subaddress 1.				
			1*	PCA9952; PCA9955 responds to I ² C-bus subaddress 1.				
2	SUB2	R/W	0*	PCA9952; PCA9955 does not respond to I ² C-bus subaddress 2.				
			1	PCA9952; PCA9955 responds to I ² C-bus subaddress 2.				
1	SUB3	R/W	0*	PCA9952; PCA9955 does not respond to I ² C-bus subaddress 3.				
			1	PCA9952; PCA9955 responds to I ² C-bus subaddress 3.				
0	ALLCALL	R/W	0	PCA9952; PCA9955 does not respond to LED All Call I ² C-bus address.				
			1*	PCA9952; PCA9955 responds to LED All Call I ² C-bus address.				

 It takes 500 μs max. for the oscillator to be up and running once SLEEP bit has been set to logic 0. Timings on LEDn outputs are not guaranteed if PWMx, GRPPWM or GRPFREQ registers are accessed within the 500 μs window.

[2] No blinking or dimming is possible when the oscillator is off.

[3] The device must be reset if the LED driver output state is set to LDRx=11 after the device is set back to Normal mode.

7.3.2 MODE2 — Mode register 2

Table 8. MODE2 - Mode register 2 (address 01h) bit description Legend: * default value.

Bit	Symbol	Access	Value	Description
7	OVERTEMP	read only	0*	О.К.
			1	overtemperature condition
6	FAULTTEST	R/W	0*	LED fault test complete
			1	start fault test
5	DMBLNK	R/W	0*	group control = dimming.
			1	group control = blinking.
4	-	read only	0*	reserved
3	OCH	R/W	0*	outputs change on STOP command
			1	outputs change on ACK
2	-	read only	1*	reserved
1	-	read only	0*	reserved
0	-	read only	1*	reserved

16-channel Fm+ I²C-bus 57 mA constant current LED driver

7.3.3 LEDOUT0 to LEDOUT3, LED driver output state

Table 9. LEDOUT0 to LEDOUT3 - LED driver output state registers (address 02h to 05h) bit description

Legend: * default value.

Address	Register	Bit	Symbol	Access	Value	Description
02h	LEDOUT0	7:6	LDR3	R/W	00*	LED3 output state control
		5:4	LDR2	R/W	00*	LED2 output state control
		3:2	LDR1	R/W	00*	LED1 output state control
		1:0	LDR0	R/W	00*	LED0 output state control
03h	LEDOUT1	7:6	LDR7	R/W	00*	LED7 output state control
		5:4	LDR6	R/W	00*	LED6 output state control
		3:2	LDR5	R/W	00*	LED5 output state control
		1:0	LDR4	R/W	00*	LED4 output state control
04h	LEDOUT2	7:6	LDR11	R/W	00*	LED11 output state control
		5:4	LDR10	R/W	00*	LED10 output state control
		3:2	LDR9	R/W	00*	LED9 output state control
		1:0	LDR8	R/W	00*	LED8 output state control
05h	LEDOUT3	7:6	LDR15	R/W	00*	LED15 output state control
		5:4	LDR14	R/W	00*	LED14 output state control
		3:2	LDR13	R/W	00*	LED13 output state control
		1:0	LDR12	R/W	00*	LED12 output state control

LDRx = 00 — LED driver x is off (default power-up state).

LDRx = 01 — LED driver x is fully on (individual brightness and group dimming/blinking not controlled).

LDRx = 10 — LED driver x individual brightness can be controlled through its PWMx register.

LDRx = 11 — LED driver x individual brightness and group dimming/blinking can be controlled through its PWMx register and the GRPPWM registers.

Remark: Setting the device in low power mode while being on group dimming/blinking mode may cause the LED output state to be in an unknown state after the device is set back to normal mode. The device must be reset and all register values reprogrammed.

7.3.4 GRPPWM, group duty cycle control

Table 10. GRPPWM - Group brightness control register (address 08h) bit description Legend: * default value *

Address	Register	Bit	Symbol	Access	Value	Description
08h	GRPPWM	7:0	GDC[7:0]	R/W	1111 1111*	GRPPWM register

When DMBLNK bit (MODE2 register) is programmed with logic 0, a 122 Hz fixed frequency signal is superimposed with the 31.25 kHz individual brightness control signal. GRPPWM is then used as a global brightness control allowing the LEDn outputs to be dimmed with the same value. The value in GRPFREQ is then a 'Don't care'.

16-channel Fm+ I²C-bus 57 mA constant current LED driver

General brightness for the 16 outputs is controlled through 256 linear steps from 00h (0 % duty cycle = LEDn output off) to FFh (99.6 % duty cycle = maximum brightness). Applicable to LEDn outputs programmed with LDRx = 11 (LEDOUT0 to LEDOUT3 registers).

When DMBLNK bit is programmed with logic 1, GRPPWM and GRPFREQ registers define a global blinking pattern, where GRPFREQ contains the blinking period (from 67 ms to 16.8 s) and GRPPWM the duty cycle (ON/OFF ratio in %).

$$duty\ cycle\ =\ \frac{GDC[7:0]}{256}\tag{1}$$

7.3.5 GRPFREQ, group frequency

 Table 11.
 GRPFREQ - Group frequency register (address 09h) bit description

 Legend: * default value.
 *

Address	Register	Bit	Symbol	Access	Value	Description
09h	GRPFREQ	7:0	GFRQ[7:0]	R/W	0000 0000*	GRPFREQ register

GRPFREQ is used to program the global blinking period when DMBLNK bit (MODE2 register) is equal to 1. Value in this register is a 'Don't care' when DMBLNK = 0. Applicable to LEDn outputs programmed with LDRx = 11 (LEDOUT0 to LEDOUT3 registers).

Blinking period is controlled through 256 linear steps from 00h (67 ms, frequency 15 Hz) to FFh (16.8 s).

global blinking period =
$$\frac{GFRQ[7:0] + 1}{15.26}(s)$$
 (2)

7.3.6 PWM0 to PWM15, individual brightness control

Table 12.	PWM0 to PWM15 -	 PWM registers 0 to) 15 (address 0Ah to	19h) bit description
Legend: * d	default value.			

Address	Register	Bit	Symbol	Access	Value	Description
0Ah	PWM0	7:0	IDC0[7:0]	R/W	0000 0000*	PWM0 Individual Duty Cycle
0Bh	PWM1	7:0	IDC1[7:0]	R/W	0000 0000*	PWM1 Individual Duty Cycle
0Ch	PWM2	7:0	IDC2[7:0]	R/W	0000 0000*	PWM2 Individual Duty Cycle
0Dh	PWM3	7:0	IDC3[7:0]	R/W	0000 0000*	PWM3 Individual Duty Cycle
0Eh	PWM4	7:0	IDC4[7:0]	R/W	0000 0000*	PWM4 Individual Duty Cycle
0Fh	PWM5	7:0	IDC5[7:0]	R/W	0000 0000*	PWM5 Individual Duty Cycle
10h	PWM6	7:0	IDC6[7:0]	R/W	0000 0000*	PWM6 Individual Duty Cycle
11h	PWM7	7:0	IDC7[7:0]	R/W	0000 0000*	PWM7 Individual Duty Cycle
12h	PWM8	7:0	IDC8[7:0]	R/W	0000 0000*	PWM8 Individual Duty Cycle
13h	PWM9	7:0	IDC9[7:0]	R/W	0000 0000*	PWM9 Individual Duty Cycle
14h	PWM10	7:0	IDC10[7:0]	R/W	0000 0000*	PWM10 Individual Duty Cycle
15h	PWM11	7:0	IDC11[7:0]	R/W	0000 0000*	PWM11 Individual Duty Cycle
16h	PWM12	7:0	IDC12[7:0]	R/W	0000 0000*	PWM12 Individual Duty Cycle

PCA9952_PCA9955

 Table 12.
 PWM0 to PWM15 - PWM registers 0 to 15 (address 0Ah to 19h) bit description

 ...continued
 ...continued

Address	Register	Bit	Symbol	Access	Value	Description
17h	PWM13	7:0	IDC13[7:0]	R/W	0000 0000*	PWM13 Individual Duty Cycle
18h	PWM14	7:0	IDC14[7:0]	R/W	0000 0000*	PWM14 Individual Duty Cycle
19h	PWM15	7:0	IDC15[7:0]	R/W	0000 0000*	PWM15 Individual Duty Cycle

A 31.25 kHz fixed frequency signal is used for each output. Duty cycle is controlled through 256 linear steps from 00h (0 % duty cycle = LEDn output off) to FFh (99.6 % duty cycle = LEDn output at maximum brightness). Applicable to LEDn outputs programmed with LDRx = 10 or 11 (LEDOUT0 to LEDOUT3 registers).

$$duty \ cycle = \frac{IDCx[7:0]}{256} \tag{3}$$

Remark: The first lower end 8 steps of PWM and the last (higher end) steps of PWM will not have effective brightness control of LEDs due to edge rate control of LEDn output pins.

7.3.7 IREF0 to IREF15, LEDn output current value registers

These registers reflect the gain settings for output current for LED0 to LED15.

Table 13. IREF0 to IREF15 - LEDn output gain control registers (address 22h to 31h) bit description

Address	Register	Bit	Access	Value	Description
22h	IREF0	7:0	R/W	00h*	LED0 output current setting
23h	IREF1	7:0	R/W	00h*	LED1 output current setting
24h	IREF2	7:0	R/W	00h*	LED2 output current setting
25h	IREF3	7:0	R/W	00h*	LED3 output current setting
26h	IREF4	7:0	R/W	00h*	LED4 output current setting
27h	IREF5	7:0	R/W	00h*	LED5 output current setting
28h	IREF6	7:0	R/W	00h*	LED6 output current setting
29h	IREF7	7:0	R/W	00h*	LED7 output current setting
2Ah	IREF8	7:0	R/W	00h*	LED8 output current setting
2Bh	IREF9	7:0	R/W	00h*	LED9 output current setting
2Ch	IREF10	7:0	R/W	00h*	LED10 output current setting
2Dh	IREF11	7:0	R/W	00h*	LED11 output current setting
2Eh	IREF12	7:0	R/W	00h*	LED12 output current setting
2Fh	IREF13	7:0	R/W	00h*	LED13 output current setting
30h	IREF14	7:0	R/W	00h*	LED14 output current setting
31h	IREF15	7:0	R/W	00h*	LED15 output current setting

Legend: * default value.

7.3.8 OFFSET — LEDn output delay offset register

 Table 14.
 OFFSET - LEDn output delay offset register (address 3Ah) bit description

 Legend: * default value.
 *

Address	Register	Bit	Access	Value	Description
3Ah	OFFSET	7:4	read only	0000*	not used
		3:0	R/W	1000*	LEDn output delay offset factor

The OFFSET register should not be changed while the LEDn output is on and pulsing.

The PCA9955 can be programmed to have turn-on delay between LEDn outputs. This helps to reduce peak current for the V_{DD} supply and reduces EMI.

The order in which the LEDn outputs are enabled will always be the same (channel 0 will enable first and channel 15 will enable last).

OFFSET control register bits [3:0] determine the delay used between the turn-on times as follows:

0000 = no delay between outputs (all on, all off at the same time)

0001 = delay of 1 clock cycle (125 ns) between successive outputs

0010 = delay of 2 clock cycles (250 ns) between successive outputs

0011 = delay of 3 clock cycles (375 ns) between successive outputs

:

1111 = delay of 15 clock cycles (1.875 μ s) between successive outputs

Example: If the value in the OFFSET register is 1000 the corresponding delay = 8×125 ns = 1 μ s delay between successive outputs.

channel 0 turns on at time 0 µs channel 1 turns on at time 1 µs channel 2 turns on at time 2 µs channel 3 turns on at time 3 µs channel 4 turns on at time 4 us channel 5 turns on at time 5 µs channel 6 turns on at time 6 µs channel 7 turns on at time 7 µs channel 8 turns on at time 8 µs channel 9 turns on at time 9 µs channel 10 turns on at time 10 µs channel 11 turns on at time 11 us channel 12 turns on at time 12 µs channel 13 turns on at time 13 us channel 14 turns on at time 14 µs channel 15 turns on at time 15 µs

7.3.9 LED bit Sub Call I²C-bus addresses for PCA9952/55

Table 15.SUBADR1 to SUBADR3 - I2C-bus subaddress registers 1 to 3 (address 3Bh to
3Dh) bit description

Legend: * default value.

Address	Register	Bit	Symbol	Access	Value	Description
3Bh	SUBADR1	7:1	A1[7:1]	R/W	1110 110*	I ² C-bus subaddress 1
		0	A1[0]	R only	0*	reserved
3Ch	SUBADR2	7:1	A2[7:1]	R/W	1110 110*	I ² C-bus subaddress 2
		0	A2[0]	R only	0*	reserved
3Dh	SUBADR3	7:1	A3[7:1]	R/W	1110 110*	I ² C-bus subaddress 3
		0	A3[0]	R only	0*	reserved

Default power-up values are ECh, ECh, ECh. At power-up, SUBADR1 is enabled while SUBADR2 and SUBADR3 are disabled. The power-up default bit subaddress of ECh indicates that this device is a 16-channel LED driver.

All three subaddresses are programmable. Once subaddresses have been programmed to their right values, SUBx bits need to be set to logic 1 in order to have the device acknowledging these addresses (MODE1 register) (0). When SUBx is set to logic 1, the corresponding I²C-bus subaddress can be used during either an I²C-bus read or write sequence.

7.3.10 ALLCALLADR, LED All Call I²C-bus address

Table 16. ALLCALLADR - LED All Call I²C-bus address register (address 3Eh) bit description

Legend: * default value.

Address	Register	Bit	Symbol	Access	Value	Description
3Eh	ALLCALLADR	7:1	AC[7:1]	R/W		ALLCALL I ² C-bus address register
		0	AC[0]	R only	0*	reserved

The LED All Call I²C-bus address allows all the PCA9952/55s on the bus to be programmed at the same time (ALLCALL bit in register MODE1 must be equal to logic 1 (power-up default state)). This address is programmable through the I²C-bus and can be used during either an I²C-bus read or write sequence. The register address can also be programmed as a Sub Call.

Only the 7 MSBs representing the All Call I²C-bus address are valid. The LSB in ALLCALLADR register is a read-only bit (0).

If ALLCALL bit = 0, the device does not acknowledge the address programmed in register ALLCALLADR.

7.3.11 RESERVED1

This register is reserved.

7.3.12 RESERVED2, RESERVED3

These registers are reserved.

7.3.13 PWMALL — brightness control for all LEDn outputs

When programmed, the value in this register will be used for PWM duty cycle for all the LEDn outputs and will be reflected in PWM0 through PWM15 registers.

Write to any of the PWM0 to PWM15 registers will overwrite the value in corresponding PWMn register programmed by PWMALL.

Table 17. PWMALL - brightness control for all LEDn outputs register (address 42h) bit description

Legend: * default value.

Address	Register	Bit	Access	Value	Description
42h	PWMALL	7:0	write only	0000 0000*	duty cycle for all LEDn outputs

7.3.14 IREFALL register: output current value for all LEDn outputs

The output current setting for all outputs is held in this register. When this register is written to or updated, all LEDn outputs will be set to a current corresponding to this register value.

Write to IREF0 to IREF15 will overwrite the output current settings.

 Table 18.
 IREFALL - Output gain control for all LEDn outputs (address 43h) bit description

 Legend: * default value.

Bit	Symbol	Access	Value	Description
7:0	IREFALL	write only	00h*	Current gain setting for all LEDn outputs.

7.3.15 LED driver constant current outputs

In LED display applications, PCA9952/55 provides nearly no current variations from channel to channel and from device to device. The maximum current skew between channels is less than ± 6 % and less than ± 8 % between devices.

7.3.15.1 Adjusting output peak current

The PCA9952/55 scales up the reference current (I_{ref}) set by the external resistor (R_{ext}) to sink the output current (I_O) at each output port. The maximum output peak current for the outputs can be set using R_{ext} . In addition, the constant value for current drive at each of the outputs is independently programmable using command registers IREF0 to IREF15. Alternatively, programming the IREFALL register allows all outputs to be set at one current value determined by the value in IREFALL register.

<u>Equation 4</u> and <u>Equation 5</u> can be used to calculate the minimum and maximum constant current values that can be programmed for the outputs for a chosen R_{ext} .

$$I_{O}_LED_LSB = \frac{900 \ mV}{R_{ext}} \times \frac{1}{4}$$
⁽⁴⁾

$$I_{O}_LED_MAX = (255 \times I_{O}_LED_LSB) = \left(\frac{900 \text{ mV}}{R_{ext}} \times \frac{255}{4}\right)$$
(5)


For a given IREFx setting, $I_{O-}LED = IREFx \times \frac{900 \text{ mV}}{R_{ext}} \times \frac{1}{4}$.


Example 1: If $R_{ext} = 1 \text{ k}\Omega$, $I_{O}_LED_LSB = 225 \text{ }\mu\text{A}$, $I_{O}_LED_MAX = 57.375 \text{ }m\text{A}$.

So each channel can be programmed with its individual IREFx in 256 steps and in 225 μA increments to a maximum output current of 57.375 mA independently.

Example 2: If $R_{ext} = 2 \text{ k}\Omega$, $I_{O} \text{LED} \text{LSB} = 112.5 \text{ }\mu\text{A}$, $I_{O} \text{LED} \text{MAX} = 28.687 \text{ }m\text{A}$.

So each channel can be programmed with its individual IREFx in 256 steps and in 112.5 μ A increments to a maximum output channel of 28.687 mA independently.





7.3.16 LED error detection

The PCA9952/55 is capable of detecting an LED open or a short condition at its LEDn output. To detect LED error status, user must initiate the LEDn output fault test. The LEDout channel under test must be ON to conduct this test.

Setting MODE2[6] = 1 initiates the FAULTTEST. The entire test sequence takes up to 52 μ s. Once the test cycle begins, all outputs will be turned off (no matter where they are in the group or individual PWM cycle) until entire test sequence is finished and next register read or write is activated. Then each output will be enabled at its previously defined output current level based on IREFx for 1.25 μ s. Only those channels with an LEDOUT value other than 00h will be tested. If the output is selected to be fully on, individual dim, or individual and group dim that channel will be tested; however, its operation will be affected for one entire 32 μ s individual PWM cycle. At the end of the test cycle PCA9952/55 writes out the 16 error flag bits to EFLAGn.

Before reading the error flag register EFLAGn, user should verify if the FAULTTEST is complete by reading MODE2 register. MODE2[6] = 0 indicates that the test is complete and the error status is ready in EFLAG0 and EFLAG1.

The error flags in registers EFLAG0 and EFLAG1 can now be read.

Table 19.	EFLAG0, EFLAG1 - Error flag registers (address 44h, 45h) bit description
Legend: * d	efault value.

Address	Register	Bit	Access	Value	Description
44h	EFLAG0	7:0	R only	00h*	Error flag 0; lower 8-bit channel error status
45h	EFLAG1	7:0	R only	00h*	Error flag 1; upper 8-bit channel error status

Remark: The LED open and short-circuit error status bits share the same error flag registers (EFLAG0/EFLAG1). If both LED open and short-circuit conditions exist on different LED outputs, the error status bits in error flag registers report only the open-circuits first and disregards the short-circuits. If only one of the two conditions (that is, LED open-circuits or short-circuits) exists, then the error status bits in error flag registers will report all of those faulted channels. For all unused LED outputs, user must program their LED outputs to the 'OFF' state (LDRx = 00) and IREFx value to 00h, and all unused LED output pins must be pulled up to V_{DD} with a recommended 100 k Ω shared resistor. The states of the unused LED channels have no effect upon the FAULTTEST and always return 0s in EFLAG0/EFLAG1 registers.

7.3.16.1 Open-circuit detection principle

The PCA9952/55 LED open-circuit detection compares the effective current level I_O with the open load detection threshold current $I_{th(det)}$. If I_O is below the threshold $I_{th(det)}$, the PCA9952/55 detects an open load condition. This error status can be read out as an error flag through the registers EFLAG0 and EFLAG1. For open-circuit error detection of an output channel, that channel must be ON.

State of output port	Condition of output current	Error status code	Description
OFF	$I_{O} = 0 \text{ mA}$	0	detection not possible
ON	$I_{O} < I_{th(det)}^{[1]}$	1	open-circuit
	$I_{O} \ge I_{th(det)}^{[1]}$	channel n error status bit 0	normal

PCA9952_PCA9955
Product data sheet

© NXP Semiconductors N.V. 2015. All rights reserved.

[1] $I_{th(det)} = 0.5 \times I_{O(target)}$ (typical). This threshold may be different for each I/O and only depends on IREFx and R_{ext} .

7.3.16.2 Short-circuit detection principle

The LED short-circuit detection compares the effective voltage level (V_O) with the shorted-load detection threshold voltages V_{th(trig)}. If V_O is above the V_{th(trig)} threshold, the PCA9952/55 detects a shorted-load condition. If V_O is below the V_{th(trig)} threshold, no error is detected or error bit is reset. This error status can be read out as an error flag through the registers EFLAG0 and EFLAG1. For short-circuit error detection, a channel must be on.

Table 21. Shorted-load detection

State of output port	Condition of output voltage	Error status code	Description
OFF	-	0	detection not possible
ON	$V_O \geq V_{th(trig)}^{[1]}$	1	short-circuit
	$V_O < V_{th(trig)}^{[1]}$	channel n error status bit 0	normal

 $[1] \quad V_{th}\approx 2.5~V.$

Remark: The error status does not distinguish between an LED short condition and an LED open condition. When an LED fault condition is noted, the LEDn outputs should be turned off to prevent heat dissipation in the chip and the repair should be done.

7.3.17 Overtemperature protection

If the PCA9952/55 chip temperature exceeds its limit ($T_{th(otp)}$, see <u>Table 24</u>), all output channels will be disabled until the temperature drops below its limit minus a small hysteresis (T_{hys} , see <u>Table 24</u>). When an overtemperature situation is encountered, the OVERTEMP flag (bit 7) is set in the MODE2 register. Once the die temperature reduces below the $T_{th(otp)} - T_{hys}$, the chip will return to the same condition it was prior to the overtemperature event and the OVERTEMP flag will be cleared.

7.4 Active LOW output enable input

Remark: Only the PCA9952 has the \overline{OE} pin.

The active LOW output enable (\overline{OE}) pin on PCA9952 allows to enable or disable all the LEDn outputs at the same time.

- When a LOW level is applied to \overline{OE} pin, all the LEDn outputs are enabled.
- When a HIGH level is applied to \overline{OE} pin, all the LEDn outputs are high-impedance.

The \overline{OE} pin can be used as a synchronization signal to switch on/off several PCA9952 devices at the same time. This requires an external clock reference that provides blinking period and the duty cycle.

The OE pin can also be used as an external dimming control signal. The frequency of the external clock must be high enough not to be seen by the human eye, and the duty cycle value determines the brightness of the LEDs.

16-channel Fm+ I²C-bus 57 mA constant current LED driver

Remark: Do not use \overline{OE} as an external blinking control signal when internal global blinking is selected (DMBLNK = 1, MODE2 register) since it will result in an undefined blinking pattern. Do not use \overline{OE} as an external dimming control signal when internal global dimming is selected (DMBLNK = 0, MODE2 register) since it will result in an undefined dimming pattern.

7.5 Power-on reset

When power is applied to V_{DD} , an internal power-on reset holds the PCA9952/55 in a reset condition until V_{DD} has reached V_{POR} . At this point, the reset condition is released and the PCA9952/55 registers and I²C-bus state machine are initialized to their default states (all zeroes) causing all the channels to be deselected. Thereafter, V_{DD} must be pulled lower than 1 V and stay LOW for longer than 20 μ s. The device will reset itself, and allow 2 ms for the device to fully wake up.

7.6 Hardware reset recovery

When a reset of PCA9952/55 is activated using an active LOW input on the $\overline{\text{RESET}}$ pin, a reset pulse width of 2.5 μ s minimum is required. The maximum wait time after $\overline{\text{RESET}}$ pin is released is 1.5 ms.

7.7 Software reset

The Software Reset Call (SWRST Call) allows all the devices in the I^2 C-bus to be reset to the power-up state value through a specific formatted I^2 C-bus command. To be performed correctly, it implies that the I^2 C-bus is functional and that there is no device hanging the bus.


The maximum wait time after software reset is 1 ms.

The SWRST Call function is defined as the following:

- 1. A START command is sent by the I²C-bus master.
- The reserved General Call address '0000 000' with the R/W bit set to '0' (write) is sent by the I²C-bus master.
- The PCA9952/55 device(s) acknowledge(s) after seeing the General Call address '0000 0000' (00h) only. If the R/W bit is set to '1' (read), no acknowledge is returned to the I²C-bus master.
- 4. Once the General Call address has been sent and acknowledged, the master sends 1 byte with 1 specific value (SWRST data byte 1):
 - a. Byte 1 = 06h: the PCA9952/55 acknowledges this value only. If byte 1 is not equal to 06h, the PCA9952/55 does not acknowledge it.

If more than 1 byte of data is sent, the PCA9952/55 does not acknowledge any more.

5. Once the correct byte (SWRST data byte 1) has been sent and correctly acknowledged, the master sends a STOP command to end the SWRST function: the PCA9952/55 then resets to the default value (power-up value) and is ready to be addressed again within the specified bus free time (t_{BUF}).




The I²C-bus master must interpret a non-acknowledge from the PCA9952/55 (at any time) as a 'SWRST Call Abort'. The PCA9952/55 does not initiate a reset of its registers. This happens only when the format of the SWRST Call sequence is not correct.

7.8 Individual brightness control with group dimming/blinking

A 31.25 kHz fixed frequency signal with programmable duty cycle (8 bits, 256 steps) is used to control individually the brightness for each LED.

On top of this signal, one of the following signals can be superimposed (this signal can be applied to the 16 LEDn outputs control registers LEDOUT0 to LEDOUT3):

- A lower 122 Hz fixed frequency signal with programmable duty cycle (8 bits, 256 steps) is used to provide a global brightness control.
- A programmable frequency signal from 15 Hz to every 16.8 seconds (8 bits, 256 steps) with programmable duty cycle (8 bits, 256 steps) is used to provide a global blinking control.



PCA9952 PCA9955

25 of 48