# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!




# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



INTEGRATED CIRCUITS



Product specification File under Integrated Circuits, IC12 1998 Jun 18



# OM4068

### FEATURES

- Single-chip LCD controller/driver
- Static/duplex/triplex drive modes with up to 32/64/96 LCD segments drive capability per device
- Selectable backplane drive configuration: static or 2 or 3 backplane multiplexing
- Selectable display bias configuration drive: static,  $1_{\!\!\!/ 2}$  or  $1_{\!\!\!/ 3}$
- 32 segment drivers
- Serial data input (word length 32 to 96 bits)
- · On-chip generation of intermediate LCD bias voltages
- 2 MHz fast serial bus interface
- CMOS compatible
- Compatible with any 4-bit, 8-bit or 16-bit microprocessors/microcontrollers
- May be cascaded for large LCD applications
- Logic supply voltage range  $(V_{DD}-V_{SS})$  of 2.5 to 5.5 V
- Display supply voltage range (V $_{LCD}-V_{SS})$  of 3.5 to 6.5 V
- Low power consumption, suitable for battery operated systems
- · No external components needed by the oscillator
- Manufactured in silicon gate CMOS process.

### APPLICATIONS

- Telecom equipment
- Portable instruments
- Alarm systems
- Automotive equipment.

### **GENERAL DESCRIPTION**

The OM4068 is a low-power CMOS LCD driver, designed to drive Liquid Crystal Displays (LCDs) with low multiplex rates. It generates the drive signals for any static or multiplexed LCD containing up to three backplanes and up to 32 segment lines and can be easily cascaded for larger LCD applications. All necessary functions for the display are provided in a single chip, including on-chip generation of LCD bias voltages, resulting in a minimum of external components and lower power consumption. A 3-line bus structure enables serial data transfer with most microprocessors/microcontrollers. All inputs are CMOS compatible.

TYPE NUMBER		PACKAGE					
I TPE NUMBER	NAME	DESCRIPTION	VERSION				
OM4068H <sup>(1)</sup>	QFP44	plastic quad flat package; 44 leads (lead length 1.3 mm); body $10 \times 10 \times 1.75$ mm	SOT307-2				
OM4068P	DIP40	plastic dual in-line package; 40 leads (600 mil)	SOT129-1				
OM4068U/5 <sup>(2)</sup>	die	unsawn wafer	_				
OM4068U	tray	chip in tray	_				


### Notes

1. Gull Wing package.

**ORDERING INFORMATION** 

2. For details see Chapter "Bonding pad locations".

### **BLOCK DIAGRAM**



### PINNING

See notes 1 to 8.

	F	PIN	
SYMBOL	QFP44	DIP40	DESCRIPTION
V <sub>LCD</sub>	4	19	LCD supply voltage
V <sub>DD</sub>	5	20	positive supply voltage
V <sub>SS</sub>	6	21	ground
MO	7	22	drive mode select input 0
M1	8	23	drive mode select input 1
SDIN	9	24	serial bus data input
SCLK	10	25	serial bus clock input
SCE	11	26	serial bus clock enable
SDOUT	12	27	serial bus data output
BP1	13	28	LCD backplane driver output 1
BP2	14	29	LCD backplane driver output 2
BP3	15	30	LCD backplane driver output 3
SEG1	16	_	LCD segment driver output 1
SEG2	17	31	LCD segment driver output 2
SEG3	18	32	LCD segment driver output 3
SEG4	19	33	LCD segment driver output 4
SEG5	20	34	LCD segment driver output 5
SEG6	21	_	LCD segment driver output 6
SEG7	22	35	LCD segment driver output 7
SEG8	23	36	LCD segment driver output 8
SEG9	24	37	LCD segment driver output 9
SEG10	25	38	LCD segment driver output 10
SEG11	26	39	LCD segment driver output 11
SEG12	27	40	LCD segment driver output 12
SEG13	28	1	LCD segment driver output 13
SEG14	29	2	LCD segment driver output 14
SEG15	30	_	LCD segment driver output 15
SEG16	31	3	LCD segment driver output 16
SEG17	32	4	LCD segment driver output 17
SEG18	33	5	LCD segment driver output 18
SEG19	34	6	LCD segment driver output 19
SEG20	35	7	LCD segment driver output 20
SEG21	36	8	LCD segment driver output 21
SEG22	37	9	LCD segment driver output 22
SEG23	38	10	LCD segment driver output 23
SEG24	39	11	LCD segment driver output 24
SEG25	40	_	LCD segment driver output 25
SEG26	41	12	LCD segment driver output 26

# OM4068

SYMBOL		PIN	DESCRIPTION
STMBOL	QFP44	DIP40	DESCRIPTION
SEG27	42	13	LCD segment driver output 27
SEG28	43	14	LCD segment driver output 28
SEG29	44	15	LCD segment driver output 29
SEG30	1	16	LCD segment driver output 30
SEG31	2	17	LCD segment driver output 31
SEG32	3	18	LCD segment driver output 32

### Notes

1. SEG1 to SEG32 (LCD segment driver outputs) output the multi-level signals for the LCD segments.

2. BP0, BP1 and BP2 (LCD backplane driver outputs) output the multi-level signals for the LCD backplanes.

3. V<sub>LCD</sub> (LCD power supply): power supply for the LCD.

4. SDIN (serial data line): input for the bus data line.

5. SCL (serial clock line): input for the bus clock line.


6. SDOUT (serial data output): output of the shift register to allow serial cascading of the OM4068 with other devices.

7. SCE (serial clock enable): input for enable/disable acquisition on the data input line. If disabled, data on the serial bus are not accepted by the device.

8. M0 and M1 (display mode select inputs): inputs to select the LCD drive configurations; static, duplex or triplex.


OM4068

# LCD driver for low multiplex rates



OM4068

# LCD driver for low multiplex rates




### FUNCTIONAL DESCRIPTION

The OM4068 is a low-power LCD driver designed to interface with any microprocessor/microcontroller and a wide variety of LCDs. It can drive any static or multiplexed LCD containing up to three backplanes and up to 96 segments. The display configurations possible with the OM4068 depend on the number of active backplane outputs required; a selection of display configurations is given in Table 1.

A typical system (MUX 1 : 3) is shown in Fig.4.

Table 1	Selection	of display	configurations
---------	-----------	------------	----------------

NUMB	ER OF	7-SEGMENT	7-SEGMENTS NUMERIC		
BACKPLANES	DISPLAY SEGMENTS	DIGITS	INDICATOR SYMBOLS	DOT MATRIX	
3	96	12	12	96 dots (3 × 32)	
2	64	8	8	64 dots (2 × 32)	
1	32	4	4	32 dots (1 × 32)	



The host microprocessor/microcontroller maintains the 3-line bus communication channel with OM4068. The internal oscillator requires no external components. The appropriate intermediate biasing voltage for the multiplexed LCD waveforms are generated on-chip. The only other connections required to complete the system are to the power supplies (V<sub>SS</sub>, V<sub>DD</sub> and V<sub>LCD</sub>) and suitable capacitors to decouple the V<sub>LCD</sub> and V<sub>DD</sub> pins to V<sub>SS</sub>.

## OM4068

### Power-on reset

The on-chip power-on reset block initializes the chip after power-on or power failures. The OM4068 resets to a starting condition as follows:

- All backplane and segment outputs are set to V<sub>SS</sub> (display off)
- All shift registers and latches are set in 3-state
- SDOUT (allowing serial cascading) is set to logic 0 (with SCE LOW)
- Power-down mode.

Data transfers on the serial bus should be avoided for 0.5 ms following power-on to allow completion of the reset action.

### Power-down

After power-on the chip is in power-down mode as long as the serial clock is not active. During power-down all static currents are switched off (no internal oscillator, no timing and no bias level generation) and all LCD-outputs are 3-stated. The power-on reset functions remain enabled.

The power-down mode is disabled at the first rising edge of the serial clock SCLK.

### LCD bias voltage generator

The intermediate bias voltages for the LCD display are generated on-chip. This removes the need for an external resistive bias chain and significantly reduces the system power consumption. The full-scale LCD voltage  $V_{OP}$  equals  $V_{LCD} - V_{SS}$ . The optimum value of  $V_{OP}$  depends on the LCD threshold voltage ( $V_{th}$ ) and the number of bias levels.

Fractional LCD biasing voltages are obtained from an internal voltage divider of three series resistors ( $^{1}$ <sub>3</sub>bias) connected between V<sub>LCD</sub> and V<sub>SS</sub>. The centre resistor can be switched out of the circuit to provide a  $^{1}$ <sub>2</sub>bias voltage level for the 1 : 2 multiplex configuration.

The bias levels depend on the multiplex rate and are selected automatically when the display configuration is selected using M1 and M0.

### LCD voltage selector

The LCD voltage selector (control logic) coordinates the multiplexing of the LCD in accordance with the selected drive or display configuration. The operation of the voltage selector is controlled by the input pins M0 and M1 (see Table 2).

Table 2 Drive mode select	ion
---------------------------	-----

M1	МО	DRIVE MODE
0	0	test mode (not user accessible)
0	1	static drive (1:1)
1	0	duplex drive (1:2)
1	1	triplex drive (1:3)

For multiplex rates of 1 : 2 three bias levels are used including V<sub>LCD</sub> and V<sub>SS</sub>. Four bias level are used for the 1 : 3 multiplex rate. The various biasing configurations together with the biasing characteristics as functions of V<sub>OP</sub> = V<sub>LCD</sub> - V<sub>SS</sub> and the resulting discrimination ratios (D), are given in Table 3.


A practical value for V<sub>OP</sub> is determinated by equating V<sub>off(rms)</sub> with a defined LCD threshold voltage (V<sub>th</sub>), typically when the LCD exhibits approximately 10% contrast. In static mode a suitable choice is V<sub>OP</sub> >  $3V_{th}$ .

LCD DRIVE	NUMBER OF		LCD BIAS	V <sub>off(rms)</sub>	V <sub>on(rms)</sub>	V <sub>on (rms)</sub>		
MODE	BACKPLANES	LEVELS	CONFIGURATION	V <sub>OP</sub>	V <sub>OP</sub>	$D = \frac{O(1)}{V_{off(rms)}}$		
Static	1	2	static	0	1	_		
1:2	2	3	1/2	0.354	0.791	2.2236		
1:3	3	4	1/3	0.333	0.638	1.915		

 Table 3
 LCD drive modes: summary of characteristics


### LCD drive mode waveforms

The static LCD drive mode is used when a single backplane is provided in the LCD. Backplane and segment drive waveforms for this mode are shown in Fig.5.




### 1:2 MULTIPLEX DRIVE MODE

When two backplanes are provided in the LCD, the 1 : 2 multiplex mode applies, as shown in Fig.6.



1:3 MULTIPLEX DRIVE MODE

When three backplanes are provided in the LCD, the 1:3 multiplex mode applies, as shown in Fig.7.



### OM4068

### Oscillator

The internal logic and the multi-level LCD drive signals of the OM4068 are generated by the built-in RC oscillator. No external components are required.


In order to minimize radio frequency interference, the oscillator operates with symmetrical and slew-rate limited capacitor charge/discharge.

The oscillator runs continuously once the power down state after power-on has been left.

### Interface to microprocessor unit: serial interface

A three-line bus structure enables serial unidirectional data transfer with microprocessors/microcontrollers. The three lines are a serial data input line (SDIN), a serial clock line (SCLK) and a data line enable (SCE). All inputs are CMOS compatible. These lines must always be in a defined state  $V_{SS}$  or  $V_{DD}$ . Floating inputs could damage the chip.

On the bus, one data bit is transferred during each clock pulse. The data on the SDIN line remains stable during the whole clock period. Data changes arrive with the falling edge of the serial clock SCLK (see Fig.8).



### Shift register

Data present on the SDIN pin is shifted into a shift register with the rising edge of the serial clock SCLK in a synchronous manner. The shift register serves to transfer display information from the serial bus to the (display) latch while previous data is displayed.

The shift register is organized as three 32-bit shift registers. Depending on the display driving mode selected (see Table 3), one, two or three registers are used and cascaded resulting in a shift register length of 32, 64 or 96 bits. Figure 9 shows the shift register organization with the display data bits after a shift operation is completed. The shift sequence begins with data bit D32 and finishes with data bit D1. The correspondence between the data bit numbers and the LCD display segments is shown in Table 4.

Data from the last stage of the register is supplied to the SDOUT pin to allow serial cascading of the OM4068 with other peripheral devices. Depending on the display driving mode selected, SDOUT corresponds to bit 32, 64 or 96 of the register (see Fig.10). Data on the SDOUT pin is shifted out with the falling edge of the SCLK clock. SDOUT is therefore delayed by ½SCLK cycle before it is applied to the SDIN pin of the next IC in the serial chain (see Fig.8).

The clock enable SCE signal must be HIGH in order to enable the shift operation. SDOUT output is latched with the last data after SCE returned to HIGH (shift operation terminated).

SDOUT is in 3-state mode when SCE is LOW.

# OM4068

### **Display latch**

The 96-bit display latch holds the display data while the corresponding multiplex signals are generated. There is a one-to-one relationship between the data in the display latch and the LCD segment outputs. An LCD segment is activated when the corresponding data bit in the display latch is HIGH.

Display latches are in HOLD mode (SCE HIGH) during the shift operation to maintain the display data constant.


Data are latched into the display latch with the internal frame clock. Thus there is a delay of up to one half frame before new data are latched after signal SCE returns to zero.


### Timing

The timing of the OM4068 organizes the internal data flow of the device. This includes the transfer of display data from the shift register to the display segments outputs. The timing also generates the LCD frame frequency which is derived from the clock frequency generated in the internal clock generator:

$$f_{fr(LCD)} = \frac{f_{osc}}{2400}$$

### Shift register configuration





OM4068

# LCD driver for low multiplex rates

SEGMENT	DRIVING MODE						
NUMBER	STATIC DUPLEX				TRIPLEX		
SEG1	D1A	D1A	D1B	D1A	D1B	D1C	
SEG2	D2A	D2A	D2B	D2A	D2B	D2C	
SEG3	D3A	D3A	D3B	D3A	D3B	D3C	
SEG4	D4A	D4A	D4B	D4A	D4B	D4C	
SEG5	D5A	D5A	D5B	D5A	D5B	D5C	
SEG6	D6A	D6A	D6B	D6A	D6B	D6C	
SEG7	D7A	D7A	D7B	D7A	D7B	D7C	
SEG8	D8A	D8A	D8B	D8A	D8B	D8C	
SEG9	D9A	D9A	D9B	D9A	D9B	D9C	
SEG10	D10A	D10A	D10B	D10A	D10B	D10C	
SEG11	D11A	D11A	D11B	D11A	D11B	D11C	
SEG12	D12A	D12A	D12B	D12A	D12B	D12C	
SEG13	D13A	D13A	D13B	D13A	D13B	D13C	
SEG14	D14A	D14A	D14B	D14A	D14B	D14C	
SEG15	D15A	D15A	D15B	D15A	D15B	D15C	
SEG16	D16A	D16A	D16B	D16A	D16B	D16C	
SEG17	D17A	D17A	D17B	D17A	D17B	D17C	
SEG18	D18A	D18A	D18B	D18A	D18B	D18C	
SEG19	D19A	D19A	D19B	D19A	D19B	D19C	
SEG20	D20A	D20A	D20B	D20A	D20B	D20C	
SEG21	D21A	D21A	D21B	D21A	D21B	D21C	
SEG22	D22A	D22A	D22B	D22A	D22B	D22C	
SEG23	D23A	D23A	D23B	D23A	D23B	D23C	
SEG24	D24A	D24A	D24B	D24A	D24B	D24C	
SEG25	D25A	D25A	D25B	D25A	D25B	D25C	
SEG26	D26A	D26A	D26B	D26A	D26B	D26C	
SEG27	D27A	D27A	D27B	D27A	D27B	D27C	
SEG28	D28A	D28A	D28B	D28A	D28B	D28C	
SEG29	D29A	D29A	D29B	D29A	D29B	D29C	
SEG30	D30A	D30A	D30B	D30A	D30B	D30C	
SEG31	D31A	D31A	D31B	D31A	D31B	D31C	
SEG32	D32A	D32A	D32B	D32A	D32B	D32C	

### Table 4 Relationships between data bit numbers and the LCD segment outputs

### Segment outputs

The LCD drive section includes 32 segment outputs SEG1 to SEG32 which should be connected directly to the LCD. The segment output signals are generated in accordance with the multiplex backplane signals and with data in the display latch. When less than 32 segments are required the unused segment outputs should be left open-circuit.

OM4068

### **Backplane outputs**

The LCD drive section includes three backplane outputs (BP1 to BP3) which should be connected directly to the LCD. The backplane output signals are generated in accordance with the selected LCD drive mode. If less than three backplane outputs are required the unused outputs should be left open-circuit. In 1 : 2 multiplex drive mode, BP3 is set to  $\frac{1}{2}V_{LCD}$ . In static drive mode BP3 and BP2 are set to  $V_{SS}$ .

### LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DD</sub>	supply voltage		-0.5	+6.5	V
V <sub>LCD</sub>	LCD supply voltage		-0.5	+7.5	V
VI	input voltage (any input)		-0.5	V <sub>DD</sub> + 0.5	V
Vo	output voltage (BP1, BP2, BP3, S1 to S32 and V <sub>LCD</sub> )		-0.5	V <sub>LCD</sub> + 0.5	V
lı –	DC input current		-10	+10	mA
I <sub>O</sub>	DC output current		-10	+10	mA
I <sub>DD</sub> , I <sub>SS</sub> , I <sub>LCD</sub>	V <sub>DD</sub> , V <sub>SS</sub> or V <sub>LCD</sub> current		-50	+50	mA
P <sub>tot(pack)</sub>	total power dissipation per package		-	500	mW
P/out	power dissipation per output		-	10	mW
T <sub>amb</sub>	operating ambient temperature		-40	+105	°C
T <sub>stg</sub>	storage temperature		-65	+150	°C
Tj	junction temperature		-	150	°C
V <sub>es</sub>	electrostatic handling	note 1	-2000	+2000	V
		note 2	-150	+150	V

### Notes

1. Equivalent to discharging a 100 pF capacitor via a 1.5 k $\Omega$  series resistor (human body model).

2. Equivalent to discharging a 200 pF capacitor via a 0.75 µH series inductor (machine model).

### HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see *"Handling MOS Devices"*).

# OM4068

### **DC CHARACTERISTICS**

 $V_{DD}$  = 2.5 to 5.5 V;  $V_{SS}$  = 0 V;  $V_{LCD}$  = 3.5 to 6.5 V;  $T_{amb}$  = -40 to +105 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies				4	1	•
V <sub>DD</sub>	supply voltage		V <sub>SS</sub> + 2.5	-	5.5	V
V <sub>LCD</sub>	LCD supply voltage		V <sub>SS</sub> + 3.5	-	6.5	V
I <sub>DD</sub>	supply current	power-down state; note 1	-	4	10	μA
		normal mode; f <sub>osc</sub> = intern; notes 2 and 3	-	12	25	μA
I <sub>LCD</sub>	V <sub>LCD</sub> current	power-down state; note 1	-	-	1.5	μA
		normal mode; f <sub>osc</sub> = intern; notes 3 and 4	-	-	40	μA
V <sub>POR</sub>	power-on reset voltage level	note 5	0.8	1.25	1.6	V
Logic			•		•	•
V <sub>IL</sub>	LOW-level input voltage		V <sub>SS</sub>	-	0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH-level input voltage		0.7V <sub>DD</sub>	-	V <sub>DD</sub>	V
I <sub>OL</sub>	LOW-level output current (SDOUT)	$V_{OL} = 0.5 \text{ V}; V_{DD} = 5 \text{ V}$	1.0	-	-	mA
I <sub>OH</sub>	HIGH-level output current (SDOUT)	$V_{OH} = V_{DD} - 0.5 \text{ V};$ $V_{DD} = 5 \text{ V}$	-	-	-1	mA
I <sub>pu</sub>	pull-up current M1 and M0	$V_{I} = V_{SS}$	0.04	0.15	1	μA
۱L	leakage current	$V_{I} = V_{DD} \text{ or } V_{SS}$	–1	—	+1	μA
Segment ar	d backplane outputs					
$R_{(o)seg}$	segment output resistance SEG1 to SEG32	note 6	-	15	40	kΩ
R <sub>(o)back</sub>	backplane output resistance BP1 to BP3	note 6	-	15	40	kΩ
V <sub>seg(bias)(tol)</sub>	bias tolerance SEG1 to SEG32	note 7	-100	0	+100	mV
V <sub>back(bias)(tol)</sub>	bias tolerance BP1, BP2 and BP3	note 7	-100	0	+100	mV

### Notes

- 1. Power-down state. After power-on the chip is in power-down state as long as the serial clock is not activated. During power-down all static currents are switched off except the power-on reset block.
- 2. Output SDOUT is open-circuit; inputs at  $V_{\text{DD}}$  or  $V_{\text{SS}}$ ; bus inactive.
- 3. Drive mode: static, duplex and triplex.
- 4. LCD outputs are open-circuit,  $C_L = 50 \text{ pF}$  typical, inputs at  $V_{DD}$  or  $V_{SS}$ ; bus inactive.
- 5. Resets all logic when  $V_{DD} < V_{POR}$ .
- 6. Resistance of output terminal (S1 to S32 and BP1, BP2 and BP3) with a load current of 20  $\mu$ A; outputs measured one at a time.
- 7. LCD outputs open-circuits.

### OM4068


### **AC CHARACTERISTICS**


 $V_{DD}$  = 2.5 to 5.5 V;  $V_{SS}$  = 0 V;  $V_{LCD}$  = 5.0 V;  $T_{amb}$  = -40 to +105 °C; unless otherwise specified.

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	
f <sub>fr(LCD)</sub>	LCD frame frequency (internal clock)	50	84	175	Hz	
f <sub>osc</sub>	oscillator frequency (not available at any pin)	116	224	405	kHz	
Bus timing characteristics: serial bus interface; note 1						
f <sub>SCLK</sub>	SCLK clock frequency	0	-	2.1	MHz	
t <sub>SCLKL</sub>	SCLK clock LOW period	190	-	-	ns	
t <sub>SCLKH</sub>	SCLK clock HIGH period	190	-	-	ns	
t <sub>su(D)</sub>	data set-up time	100	-	-	ns	
t <sub>h(D)</sub>	data hold time	100	-	-	ns	
t <sub>r</sub>	SCLK, SDIN rise time	-	10	-	ns	
t <sub>f</sub>	SCLK, SDIN fall time	-	10	-	ns	
t <sub>su(en)(SDEH-SCLKH)</sub>	enable set-up time (SDE HIGH to SCLK HIGH)	250	_	_	ns	
t <sub>su(dis)</sub> (SCLKL-SDEL)	disable set-up time (SCLK LOW to SDE LOW)	250	_	_	ns	
t <sub>PHL(SDOUT)</sub>	SDOUT HIGH-to-LOW propagation delay	100	-	-	ns	

### Note

1. All timing values are valid within the operating supply voltage and ambient temperature range and are referenced to  $V_{IL}$  and  $V_{IH}$  with an input voltage swing of  $V_{SS}$  to  $V_{DD}$ .





**BONDING PAD LOCATIONS** 

LCD driver for low multiplex rates

# OM4068


Table 5Bonding pad locations (dimensions in  $\mu$ m).All x/y coordinates are referenced to bottom left<br/>corner of chip (see Fig.12).

SYMBOL	PAD	x y		
V <sub>DD</sub>	5	43.100 970.500		
V <sub>SS</sub>	6	42.900	791.850	
M0	7	43.100	661.750	
M1	8	43.100	531.750	
SDIN	9	43.100	401.750	
SCLK	10	43.100	271.750	
SCE	11	310.450	43.100	
SDOUT	12	447.350	43.100	
BP1	13	604.800	43.100	
BP2	14	714.850	43.100	
BP3	15	824.850	43.100	
SEG1	16	924.850	43.100	
SEG2	17	1024.850	43.100	
SEG3	18	1124.850	43.100	
SEG4	19	1224.850	43.100	
SEG5	20	1327.250	43.100	
SEG6	21	1432.450	43.100	
SEG7	22	1532.650	43.100	
SEG8	23	1783.600	293.850	
SEG9	24	1783.600	458.850	
SEG10	25	1783.600	603.850	
SEG11	26	1783.600	703.850	
SEG12	27	1783.600	803.850	
SEG13	28	1783.600	903.850	
SEG14	29	1783.600	1003.850	
SEG15	30	1783.600	1103.850	
SEG16	31	1783.600	1203.850	
SEG17	32	1783.600	1323.850	
SEG18	33	1783.600	1453.850	
SEG19	34	1514.600	1711.100	
SEG20	35	1370.550	1711.100	
SEG21	36	1270.500	1711.100	
SEG22	37	1170.500	1711.100	
SEG23	38	1070.500	1711.100	
SEG24	39	970.550	1711.100	
SEG25	40	870.550	1711.100	
SEG26	41	770.550	1711.100	
SEG27	42	660.550	1711.100	

SYMBOL	PAD	x	У		
SEG28	43	550.550	1711.100		
SEG29	44	430.550	1711.100		
SEG30	1	300.550	1711.100		
SEG31	2	43.100	1460.050		
SEG32	3	43.100	1274.950		
V <sub>LCD</sub>	4	43.100	1158.700		
Alignment marks					
C1	_	1769.6	1696.9		
C2	_	1770.1	58.4		
F	_	172.0	1705.2		

### OM4068

### PACKAGE OUTLINES



OM4068

# LCD driver for low multiplex rates

#### DIP40: plastic dual in-line package; 40 leads (600 mil) SOT129-1 ME seating plane D A<sub>2</sub> ł L A. С - **( w** (𝔄) е Ζ b<sub>1</sub> (e<sub>1</sub>) 21 M<sub>H</sub> pin 1 index ਰ ਹ U U цĮ U U J U U $\mathbf{L}$ ۲J U 20 10 mm 0 5 scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) z <sup>(1)</sup> A max A<sub>1</sub> min. A<sub>2</sub> max D<sup>(1)</sup> E<sup>(1)</sup> UNIT L b b<sub>1</sub> с е $\mathbf{e}_1$ Μ<sub>E</sub> M<sub>H</sub> w max. 3.60 3.05 15.80 15.24 17.42 15.90 52.50 51.50 1.70 0.53 0.36 14.1 mm 4.7 0.51 4.0 2.54 15.24 0.254 2.25 0.38 1.14 0.23 13.7 0.067 0.021 0.014 2.067 0.56 0.14 0.62 0.69 inches 0.19 0.020 0.16 0.10 0.60 0.01 0.089 0.045 0.015 0.009 2.028 0.54 0.12 0.60 0.63 Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE	REFERENCES			EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT129-1	051G08	MO-015AJ				<del>-92-11-17</del> 95-01-14

# OM4068

### SOLDERING

### Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (order code 9398 652 90011).

### DIP

#### SOLDERING BY DIPPING OR BY WAVE

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ( $T_{stg max}$ ). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

### REPAIRING SOLDERED JOINTS

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

### QFP

**REFLOW SOLDERING** 

Reflow soldering techniques are suitable for all QFP packages.

The choice of heating method may be influenced by larger plastic QFP packages (44 leads, or more). If infrared or vapour phase heating is used and the large packages are not absolutely dry (less than 0.1% moisture content by weight), vaporization of the small amount of moisture in them can cause cracking of the plastic body. For details, refer to the Drypack information in the *"Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods"*.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 50 and 300 seconds depending on heating method. Typical reflow peak temperatures range from 215 to 250 °C.

### WAVE SOLDERING

Wave soldering is **not** recommended for QFP packages. This is because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices.

### CAUTION

Wave soldering is NOT applicable for all QFP packages with a pitch (e) equal or less than 0.5 mm.

If wave soldering cannot be avoided, for QFP packages with a pitch (e) larger than 0.5 mm, the following conditions must be observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The footprint must be at an angle of 45° to the board direction and must incorporate solder thieves downstream and at the side corners.

### OM4068

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

REPAIRING SOLDERED JOINTS

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

### DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
1 · · · · · ·	and an another than the state Manian Ratio Restore (IEO 404). Others a share and

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

### **Application information**

Where application information is given, it is advisory and does not form part of the specification.

### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.