# mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## Spread Spectrum Clock Generator

## **Product Description**

The PCS3P25811/12/14 devices are versatile spread spectrum frequency modulators designed specifically for a wide range of input clock frequencies from 4 MHz to 32 MHz.

The PCS3P25811/12/14 reduce electromagnetic interference (EMI) at the clock source, allowing system wide reduction of EMI of down stream clock and data dependent signals. It allows significant system cost savings by reducing the number of circuit board layers, ferrite beads, shielding, and other passive components that are traditionally required to pass EMI regulations.

The PCS3P25811/12/14 can generate an EMI reduced clock from crystal, ceramic resonator, or system clock.

The PCS3P25811/12/14 modulate the output of a single PLL in order to "spread" the bandwidth of a synthesized clock, and more importantly, decreases the peak amplitudes of its harmonics. This results in significantly lower system EMI compared to the typical narrow band signal produced by oscillators and most frequency generators. Lowering EMI by increasing a signal's bandwidth is called 'spread spectrum clock generation'.

The PCS3P25811/12/14 use the most efficient and optimized modulation profile approved by the FCC and is implemented in a proprietary all-digital method.

The PCS3P25811/12/14 have 2 pins S0 and S1 to control the selection of Center Spread, Down Spread and No–Spread functions. Additionally there is a 3 level logic contol FSEL, for selecting one of the three different frequency ranges within the operating frequency range. Refer *Input/Output Frequency Range Selection Table*.

The PCS3P25811/12/14 operate from a 2.8 V to 3.6 V supply and are available in 8 pin SOIC, and 8L 2 mm x 2 mm WDFN packages.

## Applications

The PCS3P25811/12/14 are targeted towards EMI management in applications such as LCD Panels, MFPs, Digital copiers, Networking, PC peripheral devices, consumer electronics, and embedded controller systems.

## Features

- Generates a 1x (PCS3P25811), 2x (PCS3P25812) and 4x(PCS3P25814) Low EMI Spread Spectrum Clock of the Input Frequency
- Provides up to 15 dB of EMI Suppression
- Input Frequency: 4 MHz 32 MHz
- Output Frequency: PCS3P25811: 4 MHz 32 MHz PCS3P25812: 8 MHz – 64 MHz PCS3P25814: 16 MHz – 128 MHz




## **ON Semiconductor®**

www.onsemi.com

8 1 SOIC-8 NB CASE 751 WDFN8 2x2, 0.5P CASE 511AQ






## **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.

- Selectable Spread Options: Down Spread and Center Spread
- Low Power Dissipation: 3.3 V: 20 mW (typ) @ 6 MHz
  3.3 V: 24 mW (typ) @ 12 MHz
  3.3 V: 30 mW (typ) @ 24 MHz
- Low Inherent Cycle-to-Cycle Jitter
- Supply Voltage: 2.8 V to 3.6 V
- LVCMOS Input and Output
- Functional and Pinout Compatible to Cypress CY25811, CY25812 and CY25814
- 8-pin SOIC, and 8L 2 mm x 2 mm WDFN (TDFN) Packages
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant



## Table 1. PIN DESCRIPTION

Pin #	Pin Name	Туре	Description
1	XIN / CLKIN	Input	Crystal connection or External Clock input.
2	VSS	Power	Ground to entire chip.
3	S1	Input	Digital 3 level logic input (1–M–0) used to select Center, Down and No spread options. (Refer to <i>Frequency Deviation Selection Table</i> ). Default = M.
4	SO	Input	Digital 3 level logic input (1–M–0) used to select Center, Down and No spread options. (Refer to <i>Frequency Deviation Selection Table</i> ). Default = M.
5	ModOUT	Output	Spread Spectrum Clock Output.
6	FSEL	Input	Frequency range select. Digital 3 level logic input (1–M–0) used to select Input Clock frequency range (Refer to <i>Input/Output Frequency Range Selection Table</i> ). Default = M.
7	VDD	Power	Power supply for the entire chip (2.8 V to 3.6 V).
8	XOUT	Output	Crystal connection. If using an external reference, this pin must be left unconnected.

## Table 2. OUTPUT FREQUENCY RANGE SELECTION

	Part Number						
	PCS3P25811 (1x)		PCS3P25812 (2x)		PCS3P25814 (4x)		
FSEL (pin 6)	Input (MHz)	Output (MHz)	Input (MHz)	Output (MHz)	Input (MHz)	Output (MHz)	Modulation Rate
0	4 – 8	4 – 8	4 – 8	8 – 16	4 – 8	16 – 32	Input Frequency / 128
1	8 – 16	8 – 16	8 – 16	16 – 32	8 – 16	32 – 64	Input Frequency / 256
М	16 – 32	16 – 32	16 – 32	32 – 64	16 – 32	64 – 128	Input Frequency / 512

		S1 = 0 S0 = 0	S1 = 0 S0 = M	S1 = 0 S0 = 1	S1 = M S0 = 0	S1 = 1 S0 = 1	S1 = 1 S0 = 0	S1 = M S0 = 1	S1 = 1 S0 = M	S1 = M S0 = M
CLKIN (MHz)	FSEL	Center	Center	Center	Center	Down	Down	Down	Down	No Spread
4 – 5	0	±1.4	±1.2	±0.6	±0.5	-3	-2.2	-1.9	-0.7	0
5 – 6	0	±1.3	±1.1	±0.5	±0.4	-2.7	-1.9	-1.7	-0.6	0
6 – 7	0	±1.2	±0.9	±0.5	±0.4	-2.5	-1.8	-1.5	-0.6	0
7 – 8	0	±1.1	±0.9	±0.4	±0.3	-2.3	-1.7	-1.4	-0.5	0
8 – 10	1	±1.4	±1.2	±0.6	±0.5	-3	-2.2	-1.9	-0.7	0
10 – 12	1	±1.3	±1.1	±0.5	±0.4	-2.7	-1.9	-1.7	-0.6	0
12 – 14	1	±1.2	±0.9	±0.5	±0.4	-2.5	-1.8	-1.5	-0.6	0
14 – 16	1	±1.1	±0.9	±0.4	±0.3	-2.3	-1.7	-1.4	-0.5	0
16 – 20	М	±1.4	±1.2	±0.6	±0.5	-3	-2.2	-1.9	-0.7	0
20 – 24	М	±1.3	±1.1	±0.5	±0.4	-2.7	-1.9	-1.7	-0.6	0
24 – 28	М	±1.2	±0.9	±0.5	±0.4	-2.5	-1.8	-1.5	-0.6	0
28 – 32	М	±1.1	±0.9	±0.4	±0.3	-2.3	-1.7	-1.4	-0.5	0

## Table 3. OUTPUT FREQUENCY DEVIATION SELECTION

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

## **3 Level Digital Logic**

S0, S1, and FSEL digital inputs are designed to sense 3 different logic levels designated as High "1", Low "0" and Middle "M". With this 3–Level digital input logic 9 different logic states can be detected.

S0, S1 and FSEL pins include an on chip 100 K (50 K / 50 K) resistor divider. No external application resistors are needed to implement the 3–Level logic levels as shown in table on the right:

Logic	Control Pins	
1	FSEL, S0, S1 to VDD	
М	FSEL, S0, S1 UNCONNECTED	
0	FSEL, S0, S1 to VSS	] ↓ vss

## **Table 4. OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit
V <sub>DD</sub> , V <sub>IN</sub>	Voltage on any pin with respect to VSS	2.8	3.6	V
T <sub>A</sub>	Operating temperature	0	+70	°C
CL	Load Capacitance		15	pF
C <sub>IN</sub>	Input Capacitance		7	pF

## Table 5. ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Rating	Unit
V <sub>DD</sub> , V <sub>IN</sub>	Voltage on any pin with respect to Ground	-0.5 to +4.6	V
T <sub>STG</sub>	Storage temperature	-65 to +125	°C
Ts	Max. Soldering Temperature (10 sec)	260	°C
TJ	Junction Temperature	150	°C
T <sub>DV</sub>	Static Discharge Voltage (As per JEDEC STD 22- A114-B)	2	KV

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Symbol		Parameter	Min	Тур	Мах	Units	
VDD	Supply Voltage			2.8	3.3	3.6	V
V <sub>IL</sub>	Input low voltage	Commercial Ter	mperature	0		0.15 V <sub>DD</sub>	V
	(S0, S1, FSEL Inputs)	Industrial Temp	erature	0		0.13 V <sub>DD</sub>	-
V <sub>IM</sub>	Input middle voltage (S0,	S1, FSEL Inputs)		0.4 VDD		0.60 V <sub>DD</sub>	V
V <sub>IH</sub>	Input high voltage (S0, S1	, FSEL Inputs)		0.85 VDD		V <sub>DD</sub>	V
V <sub>OL</sub>						0.4	V
	(ModOUT Output)	I <sub>OL</sub> = 10 mA				1.2	
	Output high voltage	$I_{OH} = -4 \text{ mA}$		2.4			V
	(ModOUT Output)	$I_{OH} = -6 \text{ mA}$		2			
C <sub>IN</sub>	Input Capacitance (XIN a	nd XOUT)		6		9	pF
I <sub>DD</sub>	Dynamic supply current	Commercial	XIN / CLKIN = 12 MHz			8	mA
	(Unloaded Output)	Temperature	XIN / CLKIN = 24 MHz			10	
			XIN / CLKIN = 32 MHz			13	
		Industrial	XIN / CLKIN = 12 MHz			10	mA
		Temperature	XIN / CLKIN = 24 MHz			12	
			XIN / CLKIN = 32 MHz			15	
I <sub>CC</sub>	Static supply current (XIN	/ CLKIN pulled to	VSS)			0.5	mA

## Table 6. DC ELECTRICAL CHARACTERISTICS

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

## **Table 7. AC ELECTRICAL CHARACTERISTICS**

Symbol	Pa	rameter	Min	Тур	Max	Units
f <sub>IN</sub>	Input Clock frequency for PCS3	P25811/12/14	4		32	MHz
fouт	ModOUT Clock frequency for P	CS3P25811	4		32	MHz
	ModOUT Clock frequency for P	8		64		
	ModOUT Clock frequency for PCS3P25814		16		128	
t <sub>LH</sub>	ModOUT Rise time	PCS3P25811/12/14	2		5	nS
(Notes 1, 2)	(Measured from 20% to 80%)	PCS3P25814 when FSEL = M	1		2.2	
t <sub>HL</sub>	ModOUT Fall time	PCS3P25811/12/14	2		4.4	nS
(Notes 1, 2)	(Measured from 80% to 20%)	PCS3P25814 when FSEL = M	1		2.2	
T <sub>DCIN</sub>	Input Clock Duty Cycle (XIN / CLKIN)		40		60	%
T <sub>DCOUT</sub> (Notes 1, 2)	Output Clock Duty Cycle (ModOUT)		40		60	%

Parameters are specified with 15 pF loaded outputs.
 Parameter is guaranteed by design and characterization. Not 100% tested in production.


## Table 7. AC ELECTRICAL CHARACTERISTICS

Symbol	Pa	Parameter				Max	Units
TJC	Cy–Cy Jitter,					600	pS
(Note 2)	for ModOUT with Spread ON		8 MHz			450	
	(for Commercial temperature)	PCS3P25812	16 MHz			400	
			32 MHz			380	
		PCS3P25814	64 MHz			380	
			128 MHz			380	
	Cy–Cy Jitter,		CLKIN = 6 MHz			500	pS
	for ModOUT with Spread ON	PCS3P25812 PCS3P25814	CLKIN = 12 MHz			400	
	(for Industrial temperature)		CLKIN = 24 MHz			380	
t <sub>ON</sub> (Note 2)	PLL Lock Time (Stable power supply, valid	Commercial Temperature Industrial Temperature				2	mS
	input clock to valid Clock on ModOUT)					3	

1. Parameters are specified with 15 pF loaded outputs.

2. Parameter is guaranteed by design and characterization. Not 100% tested in production.

## **Application Schematic**




**Figure 2. Application Schematic** 

## Table 8. TYPICAL CRYSTAL SPECIFICATIONS

Fundamental AT Cut Parallel Resonant Crystal					
Nominal frequency	12 MHz				
Frequency tolerance	±30 ppm or better at 25°C				
Operating temperature range	-25°C to +85°C				
Storage temperature	-40°C to +85°C				
Load capacitance	18 pF				
Shunt capacitance	7 pF maximum				
ESR	25 Ω				


NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.



 $\begin{array}{l} C_X = 2^*(C_P-C_S),\\ Where \ C_P = Load \ capacitance \ of \ crystal.\\ C_S = Stray \ capacitance \ due \ to \ C_{IN}, \ PCB, \ Trace, \ etc. \end{array}$ 

Figure 3. Typical Crystal Interface Circuit

## PACKAGE DIMENSIONS





\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

- NOTES:
  DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETER.
  DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
  MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
  DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
  751–01 THRU 751–06 ARE OBSOLETE. NEW
- 751–01 THRU 751–06 ARE OBSOLETE. NEW STANDARD IS 751–07.

	MILLIN	IETERS	INC	HES				
DIM	MIN	MAX	MIN	MAX				
Α	4.80	5.00	0.189	0.197				
В	3.80	4.00	0.150	0.157				
С	1.35	1.75	0.053	0.069				
D	0.33	0.51	0.013	0.020				
G	1.27	7 BSC	0.050 BSC					
н	0.10	0.25	0.004	0.010				
J	0.19	0.25	0.007	0.010				
Κ	0.40	1.27	0.016	0.050				
М	0 °	8 °	0 °	8 °				
Ν	0.25	0.50	0.010	0.020				
S	5.80	6.20	0.228	0.244				

## PACKAGE DIMENSIONS





0.05

**BOTTOM VIEW** 

C NOTE 3

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DIMENSIONS: MILLIMETERS

#### **Table 9. ORDERING INFORMATION**

Part Number	Part Number Marking Packa		Temperature
PCS3P25811AG08SR	CGL	8-pin SOIC - Tape & Reel, Green	0°C to +70°C
P3P25812AG-08SR	CIL	8-pin SOIC - Tape & Reel, Green	0°C to +70°C
P3P25814AG-08SR	CKL	8-pin SOIC - Tape & Reel, Green	0°C to +70°C
P3P25811AG-08CR	CG	8L-WDFN (2 mm x 2 mm) - Tape & Reel, Green	0°C to +70°C
P3P25812AG-08CR	CI	8L–WDFN (2 mm x 2 mm) – Tape & Reel, Green	0°C to +70°C
P3P25814AG-08CR	СК	8L-WDFN (2 mm x 2 mm) - Tape & Reel, Green	0°C to +70°C

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

**ON Semiconductor** and **OD** are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemic.com/site/pdf/Patent-Marking.pdf. SCILLC products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product out of create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, or indirectly is sub-claim alleges that SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright awas and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative