## imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



### INTEGRATED CIRCUITS



low voltage (2.7V–5.5V), low power, high speed (33 MHz)

Product specification Replaces datasheet 8XC52/54/58/80C32 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA + of 1999 Apr 01

2000 Aug 07





#### 80C51 8-bit microcontroller family 8K–64K/256–1K OTP/ROM/ROMless, low voltage (2.7V–5.5V), low power, high speed (33 MHz)

#### 8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

#### DESCRIPTION

Three different Single-Chip 8-Bit Microcontroller families are presented in this datasheet:

- 8XC54/8XC58
- 80C51FA/8XC51FA/8XC51FB/8XC51FC
- 80C51RA+/8XC51RA+/8XC51RB+/8XC51RC+/8XC51RD+

For applications requiring 4K ROM/EPROM, see the 8XC51/80C31 8-bit CMOS (low voltage, low power, and high speed) microcontroller families datasheet.

All the families are Single-Chip 8-Bit Microcontrollers manufactured in advanced CMOS process and are derivatives of the 80C51 microcontroller family. All the devices have the same instruction set as the 80C51.

These devices provide architectural enhancements that make them applicable in a variety of applications for general control systems.

ROM/EPROM Memory Size (X by 8)	RAM Size (X by 8)	Programmable Timer Counter (PCA)	Hardware Watch Dog Timer							
80C31/8XC51										
0K/4K	128	No	No							
8XC54/58										
0K/8K/16K/32K	256	No	No							
80C51FA/8XC51	FA/FB/FC									
0K/8K/16K/32K	256	Yes	No							
80C51RA+/8XC5	51RA+/RB+/RC+	÷								
0K/8K/16K/32K	512	Yes	Yes							
8XC51RD+										
64K	1024	Yes	Yes							

The ROMless devices, 80C51FA, and 80C51RA+ can address up to 64K of external memory. All the devices have four 8-bit I/O ports, three 16-bit timer/event counters, a multi-source, four-priority-level, nested interrupt structure, an enhanced UART and on-chip oscillator and timing circuits. For systems that require extra memory capability up to 64k bytes, each can be expanded using standard TTL-compatible memories and logic.


Its added features make it an even more powerful microcontroller for applications that require pulse width modulation, high-speed I/O and up/down counting capabilities such as motor control. It also has a more versatile serial channel that facilitates multiprocessor communications.

#### **FEATURES**

- 80C51 Central Processing Unit
- Speed up to 33 MHz
- Full static operation
- Operating voltage range: 2.7 V to 5.5 V @ 16 MHz
- Security bits:
  - ROM 2 bits
  - OTP-EPROM 3 bits
- Encryption array 64 bytes
- RAM expandable to 64K bytes
- 4 level priority interrupt
- 6 or7 interrupt sources, depending on device
- Four 8-bit I/O ports
- Full-duplex enhanced UART
  - Framing error detection
  - Automatic address recognition
- Power control modes
  - Clock can be stopped and resumed
  - Idle mode
  - Power down mode
- Programmable clock out
- Second DPTR register
- Asynchronous port reset
- Low EMI (inhibit ALE)

80C51 8-bit microcontroller family 8K–64K/256–1K OTP/ROM/ROMless, low voltage (2.7V–5.5V), low power, high speed (33 MHz)


#### **BLOCK DIAGRAM**



#### 80C51 8-bit microcontroller family 8K–64K/256–1K OTP/ROM/ROMless, low voltage (2.7V–5.5V), low power, high speed (33 MHz)


#### 8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

#### LOGIC SYMBOL



#### PIN CONFIGURATIONS


#### **DUAL IN-LINE PACKAGE PIN FUNCTIONS**



#### PLASTIC LEADED CHIP CARRIER PIN FUNCTIONS

-			-	-			
		7	6		40	39	
		17	18		28	29	
Pin	Function		Pin	Function		Pin	Function
Pin 1	NIC*		16	P3.4/T0		31	P2.7/A15
2	P1.0/T2		17	P3.5/T1		32	PSEN
3	P1.1/T2EX		18	P3.6/WR		33	ALE/PROG
4	P1.2/ECI		19	P3.7/RD		34	NIC*
5	P1.3/CEX0		20	XTAL2		35	EA/V <sub>PP</sub>
6	P1.4/CEX1		21	XTAL1		36	P0.7/AD7
7	P1.5/CEX2		22	V <sub>SS</sub>		37	P0.6/AD6
8	P1.6/CEX3		23	NIC*		38	P0.5/AD5
9	P1.7/CEX4		24	P2.0/A8		39	P0.4/AD4
10	RST		25	P2.1/A9		40	P0.3/AD3
11	P3.0/RxD		26	P2.2/A10		41	P0.2/AD2
12	NIC*		27	P2.3/A11		42	P0.1/AD1
13	P3.1/TxD		28	P2.4/A12		43	P0.0/AD0
14	P3.2/INT0		29	P2.5/A13		44	V <sub>CC</sub>
15	P3.3/INT1		30	P2.6/A14			
* NO IN	TERNAL COM	NECTIO	NC				SU00023

#### PLASTIC QUAD FLAT PACK PIN FUNCTIONS



#### **PIN DESCRIPTIONS**

	PI	PIN NUMBER			
MNEMONIC	DIP	LCC	QFP	TYPE	NAME AND FUNCTION
V <sub>SS</sub>	20	22	16	I	Ground: 0 V reference.
V <sub>CC</sub>	40	44	38	I.	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.
P0.0–0.7	39–32	43–36	37–30	I/O	<b>Port 0:</b> Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 0 also outputs the code bytes during program verification and received code bytes during EPROM programming. External pull-ups are required during program verification.
P1.0–P1.7	1–8	2–9	40–44, 1–3	I/O	<b>Port 1:</b> Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: $I_{\rm IL}$ ). Port 1 also receives the low-order address byte during program memory verification.
					Alternate functions for 8XC51FX and 8XC51RX+ Port 1 include:
	1	2	40	I/O	T2 (P1.0): Timer/Counter 2 external count input/Clockout (see Programmable Clock-Out)
	2	3	41	I	T2EX (P1.1): Timer/Counter 2 Reload/Capture/Direction Control
	3	4	42	I	ECI (P1.2): External Clock Input to the PCA
	4	5	43	I/O	CEX0 (P1.3): Capture/Compare External I/O for PCA module 0
	5	6	44	I/O	CEX1 (P1.4): Capture/Compare External I/O for PCA module 1
	6 7	7	1	I/O	CEX2 (P1.5): Capture/Compare External I/O for PCA module 2
	8	8 9	2 3	1/O 1/O	CEX3 (P1.6): Capture/Compare External I/O for PCA module 3
P2.0-P2.7	o 21–28	9 24–31	3 18–25	1/O 1/O	CEX4 (P1.7): Capture/Compare External I/O for PCA module 4
1 2.0-1 2.7	21-20	24-01	10-23	0	<b>Port 2:</b> Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: $I_{IL}$ ). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register. Some Port 2 pins receive the high order address bits during EPROM programming and verification.
P3.0–P3.7	10–17	11, 13–19	5, 7–13	I/O	<b>Port 3:</b> Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: $I_{IL}$ ). Port 3 also serves the special features of the 80C51 family, as listed below:
	10	11	5	1	RxD (P3.0): Serial input port
	11	13	7	0	TxD (P3.1): Serial output port
	12	14	8	I	INTO (P3.2): External interrupt
	13	15	9		INT1 (P3.3): External interrupt
	14	16	10		T0 (P3.4): Timer 0 external input
	15	17	11		T1 (P3.5): Timer 1 external input
	16 17	18 19	12 13	0 0	WR (P3.6): External data memory write strobe RD (P3.7): External data memory read strobe
DOT					
RST	9	10	4	I	<b>Reset:</b> A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to $V_{SS}$ permits a power-on reset using only an external capacitor to $V_{CC}$ .
ALE/PROG	30	33	27	0	Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during EPROM programming. ALE can be disabled by setting SFR auxiliary.0. With this bit set, ALE will be active only during a MOVX instruction.

#### PIN DESCRIPTIONS (Continued)

	PI	N NUMB	ER		
MNEMONIC	DIP	LCC	QFP	TYPE	NAME AND FUNCTION
PSEN	29	32	26	0	<b>Program Store Enable:</b> The read strobe to external program memory. When executing code from the external program memory, <u>PSEN</u> is activated twice each machine cycle, except that two <u>PSEN</u> activations are skipped during each access to external data memory. <u>PSEN</u> is not activated during fetches from internal program memory.
EA/V <sub>PP</sub>	31	35	29	I	<b>External Access Enable/Programming Supply Voltage:</b> EA must be externally held low to enable the device to fetch code from external program memory locations starting with 0000H. If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than 8k Devices (IFFFH), 16k Devices (3FFFH) or 32k Devices (7FFFH). Since the RD+ has 64k Internal Memory, the RD+ will execute only from internal memory when EA is held high. This pin also receives the 12.75 V programming supply voltage (V <sub>PP</sub> ) during EPROM programming. If security bit 1 is programmed, EA will be internally latched on Reset.
XTAL1	19	21	15	I	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
XTAL2	18	20	14	0	Crystal 2: Output from the inverting oscillator amplifier.

#### NOTE:

To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher than  $V_{CC}$  + 0.5 V or  $V_{SS}$  – 0.5 V, respectively.

#### 8XC54/58 ORDERING INFORMATION

	MEMORY SIZE 16K × 8	MEMORY SIZE 32K × 8	TEMPERATURE RANGE °C AND PACKAGE	VOLTAGE RANGE	FREQ. (MHz)	DWG. #
ROM	P80C54SBPN	P80C58SBPN	0 to +70, Plastic Dual In-line Package	2.7 V to	0 to 16	SOT129-1
OTP	P87C54SBPN	P87C58SBPN	0 to +70, Flastic Duar III-lille Fackage	5.5 V	01010	301129-1
ROM	P80C54SBAA	P80C58SBAA	0 to +70. Plastic Leaded Chip Carrier	2.7 V to	0 to 16	SOT187-2
OTP	P87C54SBAA	P87C58SBAA	0 to +70, Plastic Leaded Chip Carrier	5.5 V	01010	301107-2
ROM	P80C54SBBB	P80C58SBBB	0 to +70. Plastic Quad Flat Pack	2.7 V to	0 to 16	SOT307-2
OTP	P87C54SBBB	P87C58SBBB	0 to +70, Flastic Quad Flat Fack	5.5 V	01010	301307-2
ROM	P80C54SFPN	P80C58SFPN	-40 to +85. Plastic Dual In-line Package	2.7 V to	0 to 16	SOT129-1
OTP	P87C54SFPN	P87C58SFPN	-40 to 465, Plastic Duai III-IIIe Package	5.5 V	01010	301129-1
ROM	P80C54SFA A	P80C58SFA A	-40 to +85. Plastic Leaded Chip Carrier	2.7 V to	0 to 16	SOT187-2
OTP	P87C54SFA A	P87C58SFA A	-40 to 465, Flastic Leaded Chip Carrier	5.5 V	01010	301107-2
ROM	P80C54SFBB	P80C58SFBB	-40 to +85. Plastic Quad Flat Pack	2.7 V to	0 to 16	SOT307-2
OTP	P87C54SFBB	P87C58SFBB	-40 to +65, Flastic Quad Flat Fack	5.5 V	01010	301307-2
ROM	P80C54UBAA	P80C58UBAA	0 to +70. Plastic Leaded Chip Carrier	5 V	0 to 33	SOT187-2
OTP	P87C54UBAA	P87C58UBAA	0 to +70, Plastic Leaded Chip Carrier	50	0 10 33	501167-2
ROM	P80C54UBPN	P80C58UBPN	0 to +70, Plastic Dual In-line Package	5 V	0 to 33	SOT129-1
OTP	P87C54UBPN	P87C58UBPN	0 to +70, Plastic Dual In-Illie Package	5 V	0 10 33	501129-1
ROM	P80C54UBBB	P80C58UBBB	0 to , 70 Plastic Quad Flat Pack	5 V	0 to 33	SOT307-2
OTP	P87C54UBBB	P87C58UBBB	0 to +70, Plastic Quad Flat Pack	50	0 10 33	501307-2
ROM	P80C54UFAA	P80C58UFA A	40 to . 95 Plantia Landad Chip Carrier	5 V	0 to 33	SOT187-2
OTP	P87C54UFAA	P87C58UFA A	-40 to +85, Plastic Leaded Chip Carrier	5 V	01033	501107-2
ROM	P80C54UFPN	P80C58UFPN	40 to . 95 Plantia Dual In line Pastana	EV	0 to 20	SOT129-1
OTP	P87C54UFPN	P87C58UFPN	-40 to +85, Plastic Dual In-line Package	5 V	0 to 33	501129-1
ROM	P80C54UFBB	P80C58UFBB	40 to . 05 Directio Owed Flat Deals	E.V.	0.40.00	007007.0
OTP	P87C54UFBB	P87C58UFBB	-40 to +85, Plastic Quad Flat Pack	5 V	0 to 33	SOT307-2

Note: For Multi Time Programmable devices, See P89C51RX+

Flash datasheet.

	MEMORY SIZE 8K × 8	MEMORY SIZE 16K × 8	MEMORY SIZE 32K × 8	ROMless	TEMPERATURE RANGE °C AND PACKAGE	VOLTAGE RANGE	FREQ. (MHz)	DWG. #
ROM	P83C51FA-4N	P83C51FB-4N	P83C51FC-4N		0 to . 70, 40 Dia Disetia Dual la line Dia		0 40 10	007100.1
OTP	P87C51FA-4N	P87C51FB-4N	P87C51FC-4N	P80C51FA-4N	0 to +70, 40-Pin Plastic Dual In-line Pkg.	2.7V to 5.5V	0 to 16	SOT129-1
ROM	P83C51FA-4A	P83C51FB-4A	P83C51FC-4A	P80C51FA-4A	0 to +70, 44-Pin Plastic Leaded Chip Carrier	2.7V to 5.5V	0 to 16	SOT187-2
OTP	P87C51FA-4A	P87C51FB-4A	P87C51FC-4A	P00051FA-4A	0 to +70, 44-PIN Plastic Leaded Chip Carrier	2.7 V 10 5.5 V	01016	501167-2
ROM	P83C51FA-4B	P83C51FB-4B	P83C51FC-4B	P80C51FA-4B	0 to +70, 44-Pin Plastic Quad Flat Pack	2.7V to 5.5V	0 to 16	SOT307-2
OTP	P87C51FA-4B	P87C51FB-4B	P87C51FC-4B	FOUCSTFA-4D	0 to +70, 44-FIT Flastic Quad Flat Fack	2.7 V 10 5.5 V	01010	301307-2
ROM	P83C51FA-5N	P83C51FB-5N	P83C51FC-5N	P80C51FA-5N	Deccel EA EN 40 to . 85 40 Pip Plastia Dual In line Pla		0 to 16	SOT129-1
OTP	P87C51FA-5N	P87C51FB-5N	P87C51FC-5N	POUCSTFA-SIN	-40 to +85, 40-Pin Plastic Dual In-line Pkg.	2.7V to 5.5V	01016	501129-1
ROM	P83C51FA-5A	P83C51FB-5A	P83C51FC-5A	P80C51FA-5A	-40 to +85, 44-Pin Plastic Leaded Chip Carrier	2.7V to 5.5V	0 to 16	SOT187-2
OTP	P87C51FA-5A	P87C51FB-5A	P87C51FC-5A	FOUCSTFA-SA	-40 to +65, 44-Fill Flastic Leaded Chip Carrier		01010	301107-2
ROM	P83C51FA-5B	P83C51FB-5B	P83C51FC-5B	P80C51FA-5B	40 to , 95, 44 Dip Plantia Quad Elet Dack		0 to 16	SOT307-2
OTP	P87C51FA-5B	P87C51FB-5B	P87C51FC-5B	POUCSTFA-SB	-40 to +85, 44-Pin Plastic Quad Flat Pack	2.7V to 5.5V	01016	501307-2
ROM	P83C51FA-IN	P83C51FB-IN	P83C51FC-IN	P80C51FA-IN	0 to +70, 40-Pin Plastic Dual In-line Pkg.	5V	0 to 33	SOT129-1
OTP	P87C51FA-IN	P87C51FB-IN	P87C51FC-IN	POUCSTPA-IN	0 to +70, 40-Pin Plastic Dual III-line Pkg.	50		
ROM	P83C51FA-IA	P83C51FB-IA	P83C51FC-IA	P80C51FA-IA	0 to +70, 44-Pin Plastic Leaded Chip Carrier	5V	0 to 33	SOT187-2
OTP	P87C51FA-IA	P87C51FB-IA	P87C51FC-IA	POUCSTPA-IA	0 to +70, 44-Fill Flastic Leaded Chip Camer	50	0 10 33	301107-2
ROM	P83C51FA-IB	P83C51FB-IB	P83C51FC-IB	P80C51FA-IB	0 to +70, 44-Pin Plastic Quad Flat Pack	5V	0 to 33	SOT207 2
OTP	P87C51FA-IB	P87C51FB-IB	P87C51FC-IB	FOUCSTFA-ID	0 to +70, 44-FIT Flastic Quad Flat Fack	57	0 10 33	SOT307-2
ROM	P83C51FA–JN	P83C51FB–JN	P83C51FC-JN	P80C51FA-JN	-40 to +85, 40-Pin Plastic Dual In-line Pkg.	5V	0 to 33	SOT129-1
OTP	P87C51FA–JN	P87C51FB–JN	P87C51FC-JN	FOUCSTFA-JN	-40 to +85, 40-Fill Flastic Dual III-lille Fkg.	50	0 10 33	301129-1
ROM	P83C51FA–JA	P83C51FB–JA	P83C51FC-JA	P80C51FA-JA	-40 to +85, 44-Pin Plastic Leaded Chip Carrier	5V	0 to 33	SOT187-2
OTP	P87C51FA–JA	P87C51FB–JA	P87C51FC-JA	F 00031FA-JA	-40 to +00, 44-Fin Flastic Leaded Onp Camer	57	0 10 33	30110/-2
ROM	P83C51FA–JB	P83C51FB–JB	P83C51FC–JB	P80C51FA–JB			0 to 33	SOT307-2
OTP	P87C51FA–JB	P87C51FB–JB	P87C51FC–JB	FOUCOTR-JD	-40 to +85, 44-Pin Plastic Quad Flat Pack	5V	0 10 33	301307-2

2000 Aug 07

ω

Note: For Multi Time Programmable devices, See P89C51RX+ Flash datasheet.

low power, high speed (33MHz) 80C51 8-bit microcontroller family 8K-64K/256-1K OTP/ROM/ROMless, low voltage (2.7V-5.5V),

8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+ 8XC54/58

Product specification

Philips Semiconductors

# 80C51 8-bit microcontroller family 8K–64K/256–1K OTP/ROM/ROMless, low voltage (2.7V–5.5V), low power, high speed (33MHz)

8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

Product specification

87C51BA+/BB+/BC+/BD+	AND 80C51RA+	ORDERING INFORMATION
	AND OUCOTINAT	

	MEMORY SIZE 8K × 8	MEMORY SIZE 16K × 8	MEMORY SIZE 32K × 8	MEMORY SIZE 64K × 8	ROMless	TEMPERATURE RANGE °C AND PACKAGE	VOLTAGE RANGE	FREQ. (MHz)	DWG. #
ROM	P83C51RA+4N	P83C51RB+4N	P83C51RC+4N	P83C51RD+4N	P80C51RA+4N	0 to +70,	2.7V to 5.5V	0 to 16	SOT129-1
OTP	P87C51RA+4N	P87C51RB+4N	P87C51RC+4N	P87C51RD+4N	F 6005111A+411	40-Pin Plastic Dual In-line Pkg.	2.7 0 10 5.5 0	01010	301129-1
ROM	P83C51RA+4A	P83C51RB+4A	P83C51RC+4A	P83C51RD+4A	P80C51RA+4A	0 to +70,	2.7V to 5.5V	0 to 16	SOT187-2
OTP	P87C51RA+4A	P87C51RB+4A	P87C51RC+4A	P87C51RD+4A	F 6005 TRA+4A	44-Pin Plastic Leaded Chip Carrier	2.7 0 10 5.5 0	01010	301107-2
ROM	P83C51RA+4B	P83C51RB+4B	P83C51RC+4B	P83C51RD+4B	P80C51RA+4B	0 to +70,	2.7V to 5.5V	0 to 16	SOT307-2
OTP	P87C51RA+4B	P87C51RB+4B	P87C51RC+4B	P87C51RD+4B	F60C51RA+4B	44-Pin Plastic Quad Flat Pack		01010	301307-2
ROM	P83C51RA+5N	P83C51RB+5N	P83C51RC+5N	P83C51RD+5N	P80C51RA+5N	-40 to +85,	2.7V to 5.5V	0 to 16	SOT129-1
OTP	P87C51RA+5N	P87C51RB+5N	P87C51RC+5N	P87C51RD+5N	POUCSTRA+SIN	40-Pin Plastic Dual In-line Pkg.	2.7 V 10 5.5 V	0 10 10	501129-1
ROM	P83C51RA+5A	P83C51RB+5A	P83C51RC+5A	P83C51RD+5A	P80C51RA+5A	-40 to +85,	2.7V to 5.5V	0 to 16	SOT187-2
OTP	P87C51RA+5A	P87C51RB+5A	P87C51RC+5A	P87C51RD+5A	P80C51RA+5A	44-Pin Plastic Leaded Chip Carrier	2.7 V 10 5.5 V	0.010	301107-2
ROM	P83C51RA+5B	P83C51RB+5B	P83C51RC+5B	P83C51RD+5B		-40 to +85.		0 += 10	SOT307-2
OTP	P87C51RA+5B	P87C51RB+5B	P87C51RC+5B	P87C51RD+5B	P80C51RA+5B	44-Pin Plastic Quad Flat Pack	2.7V to 5.5V	0 to 16	001007-2
ROM	P83C51RA+IN	P83C51RB+IN	P83C51RC+IN	P83C51RD+IN	P80C51RA+IN	0 to +70,	5V	0 to 22	SOT129-1
OTP	P87C51RA+IN	P87C51RB+IN	P87C51RC+IN	P87C51RD+IN	POUCSTRATIN	40-Pin Plastic Dual In-line Pkg.	50	0 to 33	501129-1
ROM	P83C51RA+IA	P83C51RB+IA	P83C51RC+IA	P83C51RD+IA	P80C51RA+IA	0 to +70,	5V	0 to 33	SOT187-2
OTP	P87C51RA+IA	P87C51RB+IA	P87C51RC+IA	P87C51RD+IA	1 00031114114	44-Pin Plastic Leaded Chip Carrier	50	0 10 33	301107-2
ROM	P83C51RA+IB	P83C51RB+IB	P83C51RC+IB	P83C51RD+IB	P80C51RA+IB	0 to +70,	5V	0 to 33	SOT307-2
OTP	P87C51RA+IB	P87C51RB+IB	P87C51RC+IB	P87C51RD+IB	FOUCSTRATID	44-Pin Plastic Quad Flat Pack	50	0 10 33	301307-2
ROM	P83C51RA+JN	P83C51RB+JN	P83C51RC+JN	P83C51RD+JN	P80C51RA+JN	-40 to +85,	5V	0 to 33	SOT129-1
OTP	P87C51RA+JN	P87C51RB+JN	P87C51RC+JN	P87C51RD+JN	POUCSTRA+JN	40-Pin Plastic Dual In-line Pkg.	50	0 10 33	501129-1
ROM	P83C51RA+JA	P83C51RB+JA	P83C51RC+JA	P83C51RD+JA	-40 to +85.		5V	0 to 20	COT107 0
OTP	P87C51RA+JA	P87C51RB+JA	P87C51RC+JA	P87C51RD+JA	P80C51RA+JA	44-Pin Plastic Leaded Chip Carrier	50	0 to 33	SOT187-2
ROM	P83C51RA+JB	P83C51RB+JB	P83C51RC+JB	P83C51RD+JB	P80C51RA+JB	-40 to +85,	5V	0 to 33	SOT307-2
OTP	P87C51RA+JB	P87C51RB+JB	P87C51RC+JB	P87C51RD+JB	FOUCSINA+JB	44-Pin Plastic Quad Flat Pack	50	0 10 33	301307-2

Note: For Multi Time Programmable devices, See P89C51RX+ Flash datasheet.

9

#### 80C51 8-bit microcontroller family 8K-64K/256-1K OTP/ROM/ROMless, low voltage (2.7V-5.5V), low power, high speed (33MHz)

#### 8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

#### Table 1. 8XC54/58 Special Function Registers

SYMBOL	DESCRIPTION	DIRECT ADDRESS	BIT A MSB	DDRESS	, SYMBO	L, OR ALT	ERNATIV	E PORT	FUNCTIC	)N LSB	RESET VALUE
ACC*	Accumulator	E0H	E7	E6	E5	E4	E3	E2	E1	E0	00H
AUXR#	Auxiliary	8EH	-	-	-	-	-	-	-	AO	xxxxxxx0B
AUXR1#	Auxiliary 1	A2H	-	-	-	LPEP <sup>3</sup>	GF3	0	-	DPS	xxx0xxx0B
B*	B register	F0H	F7	F6	F5	F4	F3	F2	F1	F0	00H
DPTR: DPH DPL	Data Pointer (2 bytes) Data Pointer High Data Pointer Low	83H 82H									00H 00H
			AF	AE	AD	AC	AB	AA	A9	A8	
IE*	Interrupt Enable	A8H	EA	-	ET2	ES	ET1	EX1	ET0	EX0	0x000000B
			BF	BE	BD	BC	BB	BA	B9	B8	
IP*	Interrupt Priority	B8H	-	-	PT2	PS	PT1	PX1	PT0	PX0	xx000000B
			B7	B6	B5	B4	B3	B2	B1	B0	1
IPH#	Interrupt Priority High	B7H	-	-	PT2H	PSH	PT1H	PX1H	PT0H	PX0H	xx000000B
			87	86	85	84	83	82	81	80	1
P0*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FFH
			97	96	95	94	93	92	91	90	
P1*	Port 1	90H	_	_	_	_	_	_	T2EX	T2	FFH
			A7	A6	A5	A4	A3	A2	A1	A0	
P2*	Port 2	A0H	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	FFH
12	10112	7011	B7	B6	B5	B4	B3	B2	B1	B0	
P3*	Port 3	B0H	RD	WR	T1	T0	INT1	INT0	TxD	RxD	FFH
P3	Port 3	DUH	RD	WR		10		INTO	IXD	RXD	
PCON# <sup>1</sup>	Power Control	87H	SMOD1	SMOD0	-	POF <sup>2</sup>	GF1	GF0	PD	IDL	00xx0000B
			D7	D6	D5	D4	D3	D2	D1	D0	1
PSW*	Program Status Word	D0H	CY	AC	F0	RS1	RS0	OV	-	Р	000000x0B
RCAP2H#	Timer 2 Capture High	CBH						01			00H
RCAP2L#	Timer 2 Capture Low	CAH									00H
SADDR#	Slave Address	A9H									00H
SADEN#	Slave Address Mask	B9H									00H
SBUF	Serial Data Buffer	99H									xxxxxxxB
			9F	9E	9D	9C	9B	9A	99	98	
SCON*	Serial Control	98H	SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI	00H
SP	Stack Pointer	81H									07H
			8F	8E	8D	8C	8B	8A	89	88	
TCON*	Timer Control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00H
			CF	CE	CD	CC	СВ	CA	C9	C8	1
T2CON*	Timer 2 Control	C8H	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	00H
T2MOD#	Timer 2 Mode Control	C9H	-	-	-	-	-	-	T2OE		xxxxxx00B
TH0	Timer High 0	8CH	_	_	_	_	_	_	120L	DOLIN	00H
TH1	Timer High 1	8DH									00H
TH2#	Timer High 2	CDH									00H
TL0	Timer Low 0	8AH									00H
TL1	Timer Low 1	8BH									00H
TL2#	Timer Low 2	CCH									00H
TMOD	Timer Mode	89H	GATE	C/T	M1	M0	GATE	C/T	M1	M0	00H

\*

SFRs are bit addressable. SFRs are modified from or added to the 80C51 SFRs. #

- Reserved bits.

1. Reset value depends on reset source.

Bit will not be affected by Reset.
 LPEP – Low Power OTP–EPROM only operation.

#### Table 2. 8XC51FA/FB/FC, 8XC51RA+/RB+/RC+/RD+ Special Function Registers

SYMBOL	DESCRIPTION	DIRECT ADDRESS	BIT A MSB	DDRESS	, SYMBO	L, OR AL	TERNATIV	E PORT	FUNCTIO	N LSB	RESET VALUE
ACC*	Accumulator	E0H	E7	E6	E5	E4	E3	E2	E1	E0	00H
AUXR#	Auxiliary	8EH	-	-	-	-	-	-	EXTRAM (RX+ only)	AO	xxxxxx00B
AUXR1#	Auxiliary 1	A2H	-	-	-	LPEP <sup>3</sup>	GF3	0	-	DPS	xxx0xxx0B
B*	B register	F0H	F7	F6	F5	F4	F3	F2	F1	F0	00H
CCAP0H#	Module 0 Capture High	FAH									xxxxxxxB
CCAP1H#	Module 1 Capture High	FBH									xxxxxxxB
CCAP2H#	Module 2 Capture High	FCH									xxxxxxxB
CCAP3H#	Module 3 Capture High	FDH									xxxxxxxB
CCAP4H#	Module 4 Capture High	FEH									xxxxxxxB
CCAP0L#	Module 0 Capture Low	EAH									xxxxxxxB
CCAP1L#	Module 1 Capture Low	EBH									xxxxxxxB
CCAP2L#	Module 2 Capture Low	ECH									xxxxxxxB
CCAP3L#	Module 3 Capture Low	EDH									xxxxxxxB
CCAP4L#	Module 4 Capture Low	EEH									хххххххВ
CCAPM0#	Module 0 Mode	DAH	-	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000B
CCAPM1#	Module 1 Mode	DBH	-	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x000000B
CCAPM2#	Module 2 Mode	DCH	_	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000B
CCAPM3#	Module 3 Mode	DDH	-	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x000000B
CCAPM4#	Module 4 Mode	DEH	_	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	x0000000B
			DF	DE	DD	DC	DB	DA	D9	D8	
CCON*#	PCA Counter Control	D8H	CF	CR	-	CCF4	CCF3	CCF2	CCF1	CCF0	00x00000B
CH#	PCA Counter High	F9H									00H
CL#	PCA Counter Low	E9H									00H
CMOD#	PCA Counter Mode	D9H	CIDL	WDTE	-	-	-	CPS1	CPS0	ECF	00xxx000B
DPTR: DPH DPL	Data Pointer (2 bytes) Data Pointer High Data Pointer Low	83H 82H	AF	AE	AD	AC	AB	AA	A9	A8	00H 00H
IE*	Interrupt Enable	A8H	EA	EC	ET2	ES	ET1	EX1	ET0	EX0	00H
		7.011	BF	BE	BD	BC	BB	BA	B9	B8	0011
IP*	Interrupt Priority	B8H	_	PPC	PT2	PS	PT1	PX1	PT0	PX0	x0000000B
			B7	B6	B5	B4	B3	B2	B1	B0	
IPH#	Interrupt Priority High	B7H	-	PPCH	PT2H	PSH	PT1H	PX1H	PT0H	PX0H	x0000000B
			87	86	85	84	83	82	81	80	
P0*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FFH
			97	96	95	94	93	92	91	90	1
P1*	Port 1	90H	CEX4	CEX3	CEX2	CEX1	CEX0	ECI	T2EX	T2	FFH
			A7	A6	A5	A4	A3	A2	A1	A0	1
P2*	Port 2	A0H	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	FFH
			B7	B6	B5	B4	B3	B2	B1	B0	
P3*	Port 3	B0H	RD	WR	T1	Т0	INT1	<b>INTO</b>	TxD	RxD	FFH
PCON# <sup>1</sup>	Power Control	87H	SMOD1	SMOD0	_	POF <sup>2</sup>	GF1	GF0	PD	IDL	00xx0000B
	hit addressable	0,11	0	0			<u> </u>	0.0		.55	JUNNOUUD

\*

SFRs are bit addressable. SFRs are modified from or added to the 80C51 SFRs. #

- Reserved bits.

1. Reset value depends on reset source.

2. Bit will not be affected by Reset.

3. LPEP - Low Power OTP-EPROM only operation.

#### Table 2. 8XC51FA/FB/FC, 8XC51RA+/RB+/RC+/RD+ Special Function Registers (Continued)

SYMBOL	DESCRIPTION	DIRECT ADDRESS	BIT A MSB	DDRESS	, SYMBO	L, OR AL	TERNATIV	E PORT	FUNCTIC	)N LSB	RESET VALUE
			D7	D6	D5	D4	D3	D2	D1	D0	
PSW*	Program Status Word	D0H	CY	AC	F0	RS1	RS0	OV	-	Р	000000x0B
RACAP2H#	Timer 2 Capture High	СВН				-					00H
RACAP2L#	Timer 2 Capture Low	CAH									00H
SADDR#	Slave Address	A9H									00H
SADEN#	Slave Address Mask	B9H									00H
SBUF	Serial Data Buffer	99H									xxxxxxxB
			9F	9E	9D	9C	9B	9A	99	98	
SCON*	Serial Control	98H	SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI	00H
SP	Stack Pointer	81H									07H
			8F	8E	8D	8C	8B	8A	89	88	
TCON*	Timer Control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00H
			CF	CE	CD	СС	СВ	CA	C9	C8	
T2CON*	Timer 2 Control	C8H	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	00H
T2MOD#	Timer 2 Mode Control	С9Н	_	-	-	-	-	-	T2OE	DCEN	xxxxxx00B
ТН0	Timer High 0	8CH									00H
TH1	Timer High 1	8DH									00H
TH2#	Timer High 2	CDH									00H
TL0	Timer Low 0	8AH									00H
TL1 TL2#	Timer Low 1 Timer Low 2	8BH CCH									00H 00H
1 2277		0011									0011
TMOD	Timer Mode	89H	GATE	C/T	M1	M0	GATE	C/T	M1	M0	00H
WDTRST	HDW Watchdog Timer Reset (RX+ only)	0A6H									

\* SFRs are bit addressable.

# SFRs are modified from or added to the 80C51 SFRs.

Reserved bits.

#### **OSCILLATOR CHARACTERISTICS**

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

#### RESET

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-on reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-on, the voltage on  $V_{CC}$  and RST must come up at the same time for a proper start-up. Ports 1, 2, and 3 will asynchronously be driven to their reset condition when a voltage above  $V_{IH1}$  (min.) is applied to RESET.

#### LOW POWER MODES

#### Stop Clock Mode

The static design enables the clock speed to be reduced down to 0 MHz (stopped). When the oscillator is stopped, the RAM and Special Function Registers retain their values. This mode allows step-by-step utilization and permits reduced system power consumption by lowering the clock frequency down to any value. For lowest power consumption the Power Down mode is suggested.

#### Idle Mode

In the idle mode (see Table 3), the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

#### **Power-Down Mode**

To save even more power, a Power Down mode (see Table 3) can be invoked by software. In this mode, the oscillator is stopped and the instruction that invoked Power Down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values down to 2.0V and care must be taken to return  $V_{CC}$  to the minimum specified operating voltages before the Power Down Mode is terminated.

Either a hardware reset or external interrupt can be used to exit from Power Down. Reset redefines all the SFRs but does not change the on-chip RAM. An external interrupt allows both the SFRs and the on-chip RAM to retain their values.

To properly terminate Power Down the reset or external interrupt should not be executed before  $V_{CC}$  is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize (normally less than 10ms).

With an external interrupt, INT0 and INT1 must be enabled and configured as level-sensitive. Holding the pin low restarts the oscillator but bringing the pin back high completes the exit. Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put the device into Power Down.

#### LPEP

The LPEP bit (AUXR.4), only needs to be set for applications operating at  $V_{CC}$  less than 4V.

#### **POWER OFF FLAG**

The Power Off Flag (POF) is set by on-chip circuitry when the V<sub>CC</sub> level on the 8XC51FX/8XC51RX+ rises from 0 to 5V. The POF bit can be set or cleared by software allowing a user to determine if the reset is the result of a power-on or a warm start after powerdown. The V<sub>CC</sub> level must remain above 3V for the POF to remain unaffected by the V<sub>CC</sub> level.

#### **Design Consideration**

• When the idle mode is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory.

#### **ONCE™** Mode

The ONCE ("On-Circuit Emulation") Mode facilitates testing and debugging of systems without the device having to be removed from the circuit. The ONCE Mode is invoked by:

- 1. Pull ALE low while the device is in reset and PSEN is high;
- 2. Hold ALE low as RST is deactivated.

While the device is in ONCE Mode, the Port 0 pins go into a float state, and the other port pins and ALE and PSEN are weakly pulled high. The oscillator circuit remains active. While the device is in this mode, an emulator or test CPU can be used to drive the circuit. Normal operation is restored when a normal reset is applied.

#### **Programmable Clock-Out**

A 50% duty cycle clock can be programmed to come out on P1.0. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed:

- 1. to input the external clock for Timer/Counter 2, or
- 2. to output a 50% duty cycle clock ranging from 61Hz to 4MHz at a 16MHz operating frequency.

To configure the Timer/Counter 2 as a clock generator, bit  $C/\overline{T}2$  (in T2CON) must be cleared and bit T20E in T2MOD must be set. Bit TR2 (T2CON.2) also must be set to start the timer.

The Clock-Out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L) as shown in this equation:

 $\frac{\text{Oscillator Frequency}}{4 \times (65536 - \text{RCAP2H}, \text{RCAP2L})}$ 

Where (RCAP2H,RCAP2L) = the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

In the Clock-Out mode Timer 2 roll-overs will not generate an interrupt. This is similar to when it is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock generator simultaneously. Note, however, that the baud-rate and the Clock-Out frequency will be the same.

#### Table 3. External Pin Status During Idle and Power-Down Mode

	J						
MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

#### TIMER 2 OPERATION

#### Timer 2

Timer 2 is a 16-bit Timer/Counter which can operate as either an event timer or an event counter, as selected by  $C/T2^*$  in the special function register T2CON (see Figure 1). Timer 2 has three operating modes: Capture, Auto-reload (up or down counting), and Baud Rate Generator, which are selected by bits in the T2CON as shown in Table 4.

#### **Capture Mode**

In the capture mode there are two options which are selected by bit EXEN2 in T2CON. If EXEN2=0, then timer 2 is a 16-bit timer or counter (as selected by C/T2\* in T2CON) which, upon overflowing sets bit TF2, the timer 2 overflow bit. This bit can be used to generate an interrupt (by enabling the Timer 2 interrupt bit in the IE register). If EXEN2= 1, Timer 2 operates as described above, but with the added feature that a 1-to-0 transition at external input T2EX causes the current value in the Timer 2 registers, TL2 and TH2, to be captured into registers RCAP2L and RCAP2H, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set, and EXF2 like TF2 can generate an interrupt (which vectors to the same location as Timer 2 overflow interrupt. The Timer 2 interrupt service routine can interrogate TF2 and EXF2 to determine which event caused the interrupt). The capture mode is illustrated in Figure 2. (There is no reload value for TL2 and TH2 in this mode. Even when a capture event occurs from T2EX, the counter keeps on counting T2EX pin transitions or osc/12 pulses.)

#### Auto-Reload Mode (Up or Down Counter)

In the 16-bit auto-reload mode, Timer 2 can be configured (as either a timer or counter [C/T2\* in T2CON]) then programmed to count up or down. The counting direction is determined by bit DCEN (Down Counter Enable) which is located in the T2MOD register (see

Figure 3). When reset is applied the DCEN=0 which means Timer 2 will default to counting up. If DCEN bit is set, Timer 2 can count up or down depending on the value of the T2EX pin.

Figure 4 shows Timer 2 which will count up automatically since DCEN=0. In this mode there are two options selected by bit EXEN2 in T2CON register. If EXEN2=0, then Timer 2 counts up to 0FFFH and sets the TF2 (Overflow Flag) bit upon overflow. This causes the Timer 2 registers to be reloaded with the 16-bit value in RCAP2L and RCAP2H. The values in RCAP2L and RCAP2H are preset by software means.

If EXEN2=1, then a 16-bit reload can be triggered either by an overflow or by a 1-to-0 transition at input T2EX. This transition also sets the EXF2 bit. The Timer 2 interrupt, if enabled, can be generated when either TF2 or EXF2 are 1.

In Figure 5 DCEN=1, which enables Timer 2 to count up or down. This mode allows pin T2EX to control the direction of count. When a logic 1 is applied at pin T2EX Timer 2 will count up. Timer 2 will overflow at 0FFFFH and set the TF2 flag, which can then generate an interrupt, if the interrupt is enabled. This timer overflow also causes the 16-bit value in RCAP2L and RCAP2H to be reloaded into the timer registers TL2 and TH2.

When a logic 0 is applied at pin T2EX this causes Timer 2 to count down. The timer will underflow when TL2 and TH2 become equal to the value stored in RCAP2L and RCAP2H. Timer 2 underflow sets the TF2 flag and causes 0FFFFH to be reloaded into the timer registers TL2 and TH2.

The external flag EXF2 toggles when Timer 2 underflows or overflows. This EXF2 bit can be used as a 17th bit of resolution if needed. The EXF2 flag does not generate an interrupt in this mode of operation.

	(1	MSB)							(LSB)	
		TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	
Symbol	Positio	on Nai	ne and Sigi	nificance						
TF2	T2CON		er 2 overflov en either RC			overflow and	d must be cl	eared by sc	oftware. TF2	will not be set
EXF2	T2CON	EXI	Timer 2 external flag set when either a capture or reload is caused by a negative transition on T2EX and $EXEN2 = 1$ . When Timer 2 interrupt is enabled, $EXF2 = 1$ will cause the CPU to vector to the Timer 2 interrupt routine. $EXF2$ must be cleared by software. $EXF2$ does not cause an interrupt in up/down counter mode (DCEN = 1).							
RCLK	T2CON		Receive clock flag. When set, causes the serial port to use Timer 2 overflow pulses for its receive clock in modes 1 and 3. RCLK = 0 causes Timer 1 overflow to be used for the receive clock.							
TCLK	T2CON		Transmit clock flag. When set, causes the serial port to use Timer 2 overflow pulses for its transmit clock in modes 1 and 3. TCLK = 0 causes Timer 1 overflows to be used for the transmit clock.							
EXEN2	T2CON	trar	Timer 2 external enable flag. When set, allows a capture or reload to occur as a result of a negative transition on T2EX if Timer 2 is not being used to clock the serial port. EXEN2 = 0 causes Timer 2 to ignore events at T2EX.							
TR2	T2CON	I.2 Sta	rt/stop contr	ol for Timer	2. A logic 1	starts the ti	mer.			
C/T2	T2CON	l.1 Tim	Timer or counter select. (Timer 2) 0 = Internal timer (OSC/12)							
CP/RL2	T2CON	clea	1 = External event counter (falling edge triggered). Capture/Reload flag. When set, captures will occur on negative transitions at T2EX if EXEN2 = 1. When cleared, auto-reloads will occur either with Timer 2 overflows or negative transitions at T2EX when EXEN2 = 1. When either RCLK = 1 or TCLK = 1, this bit is ignored and the timer is forced to auto-reload on Timer 2 overflow.							
										SU00728

Figure 1. Timer/Counter 2 (T2CON) Control Register

80C51 8-bit microcontroller family 8K–64K/256–1K OTP/ROM/ROMless, low voltage (2.7V–5.5V), low power, high speed (33MHz) 8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

#### Table 4. Timer 2 Operating Modes

RCLK + TCLK	CP/RL2	TR2	MODE
0	0	1	16-bit Auto-reload
0	1	1	16-bit Capture
1	Х	1	Baud rate generator
Х	Х	0	(off)




Figure 2. Timer 2 in Capture Mode

T2MOD	Addre	ss = 0C9H							Reset Va	lue = XXXX XX00B
	Not Bit	Addressab	le							
		_	—	_	—	_	_	T2OE	DCEN	
	Bit	7	6	5	4	3	2	1	0	
Symbol	Funct	ion								
_	Not im	Not implemented, reserved for future use.*								
T2OE	Timer	2 Output E	nable bit.							
DCEN	Down	Count Ena	ble bit. Whe	en set, this a	llows Timer	2 to be con	figured as a	n up/down d	counter.	
* User soft In that ca indetermi	se, the re	uld not writ set or inac	e 1s to rese tive value of	rved bits. Th the new bit	nese bits ma will be 0, ar	ay be used in nd its active	n future 805 value will be	1 family pro e 1. The val	ducts to invo ue read fron	bke new features. a reserved bit is <i>su00729</i>

Figure 3. Timer 2 Mode (T2MOD) Control Register

#### 80C51 8-bit microcontroller family 8K–64K/256–1K OTP/ROM/ROMless, low voltage (2.7V–5.5V), low power, high speed (33MHz)




Figure 4. Timer 2 in Auto-Reload Mode (DCEN = 0)




Figure 5. Timer 2 Auto Reload Mode (DCEN = 1)

8XC51FA/FB/FC/80C51FA

8XC51RA+/RB+/RC+/RD+/80C51RA+

#### 80C51 8-bit microcontroller family 8K–64K/256–1K OTP/ROM/ROMless, low voltage (2.7V–5.5V), low power, high speed (33MHz)




Figure 6. Timer 2 in Baud Rate Generator Mode

Table 5.	Timer 2 Generated Commonly Used
	Baud Rates

Baud Rate	Osc Freq	Timer 2			
Bauu hale	OSC Freq	RCAP2H	RCAP2L		
375K	12MHz	FF	FF		
9.6K	12MHz	FF	D9		
2.8K	12MHz	FF	B2		
2.4K	12MHz	FF	64		
1.2K	12MHz	FE	C8		
300	12MHz	FB	1E		
110	12MHz	F2	AF		
300	6MHz	FD	8F		
110	6MHz	F9	57		

#### **Baud Rate Generator Mode**

Bits TCLK and/or RCLK in T2CON (Table 5) allow the serial port transmit and receive baud rates to be derived from either Timer 1 or Timer 2. When TCLK= 0, Timer 1 is used as the serial port transmit baud rate generator. When TCLK= 1, Timer 2 is used as the serial port transmit baud rate generator. RCLK has the same effect for the serial port receive baud rate. With these two bits, the serial port can have different receive and transmit baud rates – one generated by Timer 1, the other by Timer 2.

Figure 6 shows the Timer 2 in baud rate generation mode. The baud rate generation mode is like the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software.

The baud rates in modes 1 and 3 are determined by Timer 2's overflow rate given below:

Modes 1 and 3 Baud Rates = 
$$\frac{\text{Timer 2 Overflow Rate}}{16}$$

The timer can be configured for either "timer" or "counter" operation. In many applications, it is configured for "timer" operation ( $C/\overline{T}2^*=0$ ). Timer operation is different for Timer 2 when it is being used as a baud rate generator.

Usually, as a timer it would increment every machine cycle (i.e., 1/12 the oscillator frequency). As a baud rate generator, it increments every state time (i.e., 1/2 the oscillator frequency). Thus the baud rate formula is as follows:

Modes 1 and 3 Baud Rates =

$$\frac{\text{Oscillator Frequency}}{[32 \times [65536 - (\text{RCAP2H}, \text{RCAP2L})]]}$$

Where: (RCAP2H, RCAP2L)= The content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

The Timer 2 as a baud rate generator mode shown in Figure 6, is valid only if RCLK and/or TCLK = 1 in T2CON register. Note that a rollover in TH2 does not set TF2, and will not generate an interrupt. Thus, the Timer 2 interrupt does not have to be disabled when Timer 2 is in the baud rate generator mode. Also if the EXEN2 (T2 external enable flag) is set, a 1-to-0 transition in T2EX (Timer/counter 2 trigger input) will set EXF2 (T2 external flag) but will not cause a reload from (RCAP2H, RCAP2L) to (TH2,TL2). Therefore when Timer 2 is in use as a baud rate generator, T2EX can be used as an additional external interrupt, if needed.

When Timer 2 is in the baud rate generator mode, one should not try to read or write TH2 and TL2. As a baud rate generator, Timer 2 is incremented every state time (osc/2) or asynchronously from pin T2; under these conditions, a read or write of TH2 or TL2 may not be accurate. The RCAP2 registers may be read, but should not be written to, because a write might overlap a reload and cause write and/or reload errors. The timer should be turned off (clear TR2) before accessing the Timer 2 or RCAP2 registers.

Table 5 shows commonly used baud rates and how they can be obtained from Timer 2.

#### Summary Of Baud Rate Equations

Timer 2 is in baud rate generating mode. If Timer 2 is being clocked through pin T2(P1.0) the baud rate is:

Baud Rate =  $\frac{\text{Timer 2 Overflow Rate}}{16}$ 

If Timer 2 is being clocked internally , the baud rate is:

Baud Rate = 
$$\frac{t_{OSC}}{[32 \times [65536 - (RCAP2H, RCAP2L)]]}$$

Where f<sub>OSC</sub>= Oscillator Frequency

To obtain the reload value for RCAP2H and RCAP2L, the above equation can be rewritten as:

$$RCAP2H, RCAP2L = 65536 - \left(\frac{f_{OSC}}{32 \times Baud Rate}\right)$$

#### Timer/Counter 2 Set-up

Except for the baud rate generator mode, the values given for T2CON do not include the setting of the TR2 bit. Therefore, bit TR2 must be set, separately, to turn the timer on. See Table 6 for set-up of Timer 2 as a timer. Also see Table 7 for set-up of Timer 2 as a counter.

#### Table 6.Timer 2 as a Timer

	T2CON				
MODE	INTERNAL CONTROL (Note 1)	EXTERNAL CONTROL (Note 2)			
16-bit Auto-Reload	00H	08H			
16-bit Capture	01H	09H			
Baud rate generator receive and transmit same baud rate	34H	36H			
Receive only	24H	26H			
Transmit only	14H	16H			

#### Table 7. Timer 2 as a Counter

	ТМОД			
MODE	INTERNAL CONTROL (Note 1)	EXTERNAL CONTROL (Note 2)		
16-bit	02H	0AH		
Auto-Reload	03H	0BH		

#### NOTES:

1. Capture/reload occurs only on timer/counter overflow.

2. Capture/reload occurs on timer/counter overflow and a 1-to-0 transition on T2EX (P1.1) pin except when Timer 2 is used in the baud rate generator mode.

#### Enhanced UART

The UART operates in all of the usual modes that are described in the first section of *Data Handbook IC20, 80C51-Based 8-Bit Microcontrollers.* In addition the UART can perform framing error detect by looking for missing stop bits, and automatic address recognition. The UART also fully supports multiprocessor communication as does the standard 80C51 UART.

When used for framing error detect the UART looks for missing stop bits in the communication. A missing bit will set the FE bit in the SCON register. The FE bit shares the SCON.7 bit with SM0 and the function of SCON.7 is determined by PCON.6 (SMOD0) (see Figure 7). If SMOD0 is set then SCON.7 functions as FE. SCON.7 functions as SM0 when SMOD0 is cleared. When used as FE SCON.7 can only be cleared by software. Refer to Figure 8.

#### Automatic Address Recognition

Automatic Address Recognition is a feature which allows the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of software overhead by eliminating the need for the software to examine every serial address which passes by the serial port. This feature is enabled by setting the SM2 bit in SCON. In the 9 bit UART modes, mode 2 and mode 3, the Receive Interrupt flag (RI) will be automatically set when the received byte contains either the "Given" address or the "Broadcast" address. The 9 bit mode requires that the 9th information bit is a 1 to indicate that the received information is an address and not data. Automatic address recognition is shown in Figure 9.

The 8 bit mode is called Mode 1. In this mode the RI flag will be set if SM2 is enabled and the information received has a valid stop bit following the 8 address bits and the information is either a Given or Broadcast address.

Mode 0 is the Shift Register mode and SM2 is ignored.

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the Given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. Two special Function Registers are used to define the slave's address, SADDR, and the address mask, SADEN. SADEN is used to define which bits in the SADDR are to b used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "Given" address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others. The following examples will help to show the versatility of this scheme:

Slave 0	SADDR	=	1100 0000
	SADEN	=	<u>1111 1101</u>
	Given	=	1100 00X0

Slave 1	SADDR	=	1100	0000
	SADEN	=	<u>1111</u>	1110
	Given	=	1100	000X

In the above example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires a 0 in bit 1. A unique address for slave 1 would be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

Slave 0	SADDR	=	1100 0000
	SADEN	=	<u>1111 1001</u>
	Given	=	1100 0XX0
Slave 1	SADDR	=	1110 0000
	SADEN	=	<u>1111 1010</u>
	Given	=	1110 0X0X
Slave 2	SADDR	=	1110 0000
	SADEN	=	<u>1111 1100</u>
	Given	=	1110 00XX

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 1110 and 0101. Slave 2 requires that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2 use address 1110 0100, since it is necessary to make bit 2 = 1 to exclude slave 2.

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are trended as don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal.

Upon reset SADDR (SFR address 0A9H) and SADEN (SFR address 0B9H) are leaded with 0s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". This effectively disables the Automatic Addressing mode and allows the microcontroller to use standard 80C51 type UART drivers which do not make use of this feature.

		SCON Add	dress = 98H	I					F	Reset Value = 0000 0000B
	Bit A	Bit Addressable								
		SM0/FE	SM1	SM2	REN	TB8	RB8	ті	RI	
	Bit:	7	6	5	4	3	2	1	0	
		(SMOD0 =	0/1)*							
Symbol	Fur	oction								
FE	Fran fran	ming Error b nes but shou	it. This bit is Ild be cleare	s set by the ed by softw	receiver wl are. The SM	hen an inval MOD0 bit mi	id stop bit is ust be set to	s detected.	The FE bit	is not cleared by valid FE bit.
SM0	Ser	ial Port Mode	e Bit 0, (SN	IOD0 must	= 0 to acce	ss bit SM0)				
SM1		ial Port Mode								
	SM	0 SM1	Mode	Desci	ription	Baud Rate	**			
	0	0	0		egister	f <sub>OSC</sub> /12				
	0	1 0	1 2	8-bit l 9-bit l		variable f <sub>OSC</sub> /64 or	faaa/32			
	1	1	3	9-bit l		variable	1080/02			
SM2	rece In N	eived 9th dat	ta bit (RB8) 12 = 1 then	is 1, indica RI will not b	ting an add be activated	ress, and th I unless a va	e received	byte is a G	iven or Broa	t be set unless the adcast Address. received byte is a
REN	Ena	bles serial re	eception. S	et by softwa	are to enabl	le reception.	Clear by s	oftware to	disable rece	eption.
TB8	The	9th data bit	that will be	transmittee	d in Modes	2 and 3. Set	or clear by	software a	as desired.	
RB8		nodes 2 and lode 0, RB8			was receiv	ed. In Mode	1, if SM2 =	= 0, RB8 is	the stop bit	that was received.
ТІ		Transmit interrupt flag. Set by hardware at the end of the 8th bit time in Mode 0, or at the beginning of the stop bit in the other modes, in any serial transmission. Must be cleared by software.								
RI		Receive interrupt flag. Set by hardware at the end of the 8th bit time in Mode 0, or halfway through the stop bit time in the other modes, in any serial reception (except see SM2). Must be cleared by software.								
NOTE: *SMOD0 is locate **f <sub>OSC</sub> = oscillato										SU00043

Figure 7. SCON: Serial Port Control Register

#### 80C51 8-bit microcontroller family 8K–64K/256–1K OTP/ROM/ROMless, low voltage (2.7V–5.5V), low power, high speed (33MHz)




Figure 8. UART Framing Error Detection




Figure 9. UART Multiprocessor Communication, Automatic Address Recognition

#### Interrupt Priority Structure

The 8XC51FA/FB/FC and 8XC51RA+/RB+/RC+/RD+ have a 7-source four-level interrupt structure (see Table 8). The 80C54/58 have a 6-source four-level interrupt structure because these devices do not have a PCA.

There are 3 SFRs associated with the four-level interrupt. They are the IE, IP, and IPH. (See Figures 10, 11, and 12.) The IPH (Interrupt Priority High) register makes the four-level interrupt structure possible. The IPH is located at SFR address B7H. The structure of the IPH register and a description of its bits is shown in Figure 12.

The function of the IPH SFR is simple and when combined with the IP SFR determines the priority of each interrupt. The priority of each interrupt is determined as shown in the following table:

PRIORI	TY BITS		
IPH.x	IP.x		
0	0	Level 0 (lowest priority)	
0	1	Level 1	
1	0	Level 2	
1	1	Level 3 (highest priority)	

The priority scheme for servicing the interrupts is the same as that for the 80C51, except there are four interrupt levels rather than two as on the 80C51. An interrupt will be serviced as long as an interrupt of equal or higher priority is not already being serviced. If an interrupt of equal or higher level priority is being serviced, the new interrupt will wait until it is finished before being serviced. If a lower priority level interrupt is being serviced, it will be stopped and the new interrupt serviced. When the new interrupt is finished, the lower priority level interrupt that was stopped will be completed.

#### Table 8.Interrupt Table

SOURCE	POLLING PRIORITY	REQUEST BITS	HARDWARE CLEAR?	VECTOR ADDRESS
X0	1	IE0	N (L) <sup>1</sup> Y (T) <sup>2</sup>	03H
T0	2	TF0	Y	0B
X1	3	IE1	N (L) Y (T)	13
T1	4	TF1	Y	1B
PCA	5	CF, CCFn n = 0–4	Ν	33
SP	6	RI, TI	Ν	23
T2	7	TF2, EXF2	Ν	2B

NOTES:

1. L = Level activated

2. T = Transition activated

	_	7	6	5	4	3	2	1	0
	IE (0A8H)	EA	EC	ET2	ES	ET1	EX1	ET0	EX0
			nable Bit = 1 enables the interrupt. nable Bit = 0 disables it.						
BIT	SYMBOL	FUNC	TION						
IE.7	EA		Global disable bit. If EA = 0, all interrupts are disabled. If EA = 1, each interrupt can be individually enabled or disabled by setting or clearing its enable bit.						
IE.6	EC	PCA ir	PCA interrupt enable bit for FX and RX+ only – otherwise it is not implemented.						
IE.5	ET2	Timer 2 interrupt enable bit.							
IE.4	ES	Serial	Serial Port interrupt enable bit.						
IE.3	ET1	Timer	Timer 1 interrupt enable bit.						
IE.2	EX1	External interrupt 1 enable bit.							
IE.1	ET0	Timer 0 interrupt enable bit.							
IE.0	EX0	Extern	al interrup	ot 0 enable	e bit.				



#### 80C51 8-bit microcontroller family 8K–64K/256–1K OTP/ROM/ROMless, low voltage (2.7V–5.5V), low power, high speed (33MHz)

8XC54/58 8XC51FA/FB/FC/80C51FA 8XC51RA+/RB+/RC+/RD+/80C51RA+

		7	6	5	4	3	2	1	0
	IP (0B8H)	—	PPC	PT2	PS	PT1	PX1	PT0	PX0
		Priority Bit = 1 assigns high priority Priority Bit = 0 assigns low priority							
BIT	SYMBOL	FUNC	TION						
IP.7		Not im	Not implemented, reserved for future use.						
IP.6	PPC	PCA interrupt priority bit for FX and RX+ only, otherwise it is not implemented.							
IP.5	PT2	Timer 2 interrupt priority bit.							
IP.4	PS	Serial Port interrupt priority bit.							
IP.3	PT1	Timer 1 interrupt priority bit.							
IP.2	PX1	External interrupt 1 priority bit.							
IP.1	PT0	Timer 0 interrupt priority bit.							
IP.0	PX0	Extern	al interrup	ot 0 priority	/ bit.				SU0084

#### Figure 11. IP Registers

		7	6	5	4	3	2	1	0
IPH	I (B7H)	_	PPCH	PT2H	PSH	PT1H	PX1H	PT0H	PX0H
			Bit = 1 ass Bit = 0 ass						
BIT	SYMBOL	FUNC	TION						
IPH.7	_	Not implemented, reserved for future use.							
IPH.6	PPCH	PCA interrupt priority bit high for FX and RX+ only, otherwise it is not implemented.							
IPH.5	PT2H	Timer 2 interrupt priority bit high.							
IPH.4	PSH	Serial Port interrupt priority bit high.							
IPH.3	PT1H	Timer	1 interrupt	priority b	it high.				
IPH.2	PX1H	External interrupt 1 priority bit high.							
IPH.1	PT0H	Timer 0 interrupt priority bit high.							
IPH.0	PX0H	Extern	al interrup	t 0 priority	y bit high.				SU008

#### Figure 12. IPH Registers

#### Reduced EMI Mode

The AO bit (AUXR.0) in the AUXR register when set disables the ALE output.

#### **Reduced EMI Mode**

#### AUXR (8EH)

7	6	5	4	3	2	1	0
-	-	-	-	-	-	EXTRAM	AO
AUXR.1 AUXR.0		EXTRAN AO		(RX+ onl) Turns off		put.	

#### **Dual DPTR**

The dual DPTR structure (see Figure 13) is a way by which the chip will specify the address of an external data memory location. There are two 16-bit DPTR registers that address the external memory, and a single bit called DPS = AUXR1/bit0 that allows the program code to switch between them.

- New Register Name: AUXR1#
- SFR Address: A2H
- Reset Value: xxxx00x0B

7	6	5	4	3	2	1	0
-	-	-	LPEP	GF3	0	-	DPS

#### Where:

DPS = AUXR1/bit0 = Switches between DPTR0 and DPTR1.

Select Reg	DPS
DPTR0	0
DPTR1	1

The DPS bit status should be saved by software when switching between DPTR0 and DPTR1.

The GF3 bit is a general purpose user-defined flag. Note that bit 2 is not writable and is always read as a zero. This allows the DPS bit to

be quickly toggled simply by executing an INC DPTR instruction without affecting the GF3 or LPEP bits.




Figure 13.

#### **DPTR Instructions**

The instructions that refer to DPTR refer to the data pointer that is currently selected using the AUXR1/bit 0 register. The six instructions that use the DPTR are as follows:

INC DPTR	Increments the data pointer by 1
MOV DPTR, #data16	Loads the DPTR with a 16-bit constant
MOV A, @ A+DPTR	Move code byte relative to DPTR to ACC
MOVX A, @ DPTR	Move external RAM (16-bit address) to ACC
MOVX @ DPTR , A	Move ACC to external RAM (16-bit address)
JMP @ A + DPTR	Jump indirect relative to DPTR

The data pointer can be accessed on a byte-by-byte basis by specifying the low or high byte in an instruction which accesses the SFRs. See application note AN458 for more details.

#### (8XC51FX and 8XC51RX+ ONLY)

## Programmable Counter Array (PCA) (8XC51FX and 8XC51RX+ only)

The Programmable Counter Array available on the 8XC51FX and 8XC51RX+ is a special 16-bit Timer that has five 16-bit capture/compare modules associated with it. Each of the modules can be programmed to operate in one of four modes: rising and/or falling edge capture, software timer, high-speed output, or pulse width modulator. Each module has a pin associated with it in port 1. Module 0 is connected to P1.3(CEX0), module 1 to P1.4(CEX1), etc. The basic PCA configuration is shown in Figure 14.

The PCA timer is a common time base for all five modules and can be programmed to run at: 1/12 the oscillator frequency, 1/4 the oscillator frequency, the Timer 0 overflow, or the input on the ECI pin (P1.2). The timer count source is determined from the CPS1 and CPS0 bits in the CMOD SFR as follows (see Figure 17):

#### CPS1 CPS0 PCA Timer Count Source

- 0 0 1/12 oscillator frequency
- 0 1 1/4 oscillator frequency
- 1 0 Timer 0 overflow
- 1 1 External Input at ECI pin

In the CMOD SFR are three additional bits associated with the PCA. They are CIDL which allows the PCA to stop during idle mode, WDTE which enables or disables the watchdog function on module 4, and ECF which when set causes an interrupt and the PCA overflow flag CF (in the CCON SFR) to be set when the PCA timer overflows. These functions are shown in Figure 15.

The watchdog timer function is implemented in module 4 (see Figure 24).

The CCON SFR contains the run control bit for the PCA and the flags for the PCA timer (CF) and each module (refer to Figure 18). To run the PCA the CR bit (CCON.6) must be set by software. The PCA is shut off by clearing this bit. The CF bit (CCON.7) is set when the PCA counter overflows and an interrupt will be generated if the

ECF bit in the CMOD register is set, The CF bit can only be cleared by software. Bits 0 through 4 of the CCON register are the flags for the modules (bit 0 for module 0, bit 1 for module 1, etc.) and are set by hardware when either a match or a capture occurs. These flags also can only be cleared by software. The PCA interrupt system shown in Figure 16.

Each module in the PCA has a special function register associated with it. These registers are: CCAPM0 for module 0, CCAPM1 for module 1, etc. (see Figure 19). The registers contain the bits that control the mode that each module will operate in. The ECCF bit (CCAPMn.0 where n=0, 1, 2, 3, or 4 depending on the module) enables the CCF flag in the CCON SFR to generate an interrupt when a match or compare occurs in the associated module. PWM (CCAPMn.1) enables the pulse width modulation mode. The TOG bit (CCAPMn.2) when set causes the CEX output associated with the module to toggle when there is a match between the PCA counter and the module's capture/compare register. The match bit MAT (CCAPMn.3) when set will cause the CCFn bit in the CCON register to be set when there is a match between the PCA counter and the module's capture/compare register.

The next two bits CAPN (CCAPMn.4) and CAPP (CCAPMn.5) determine the edge that a capture input will be active on. The CAPN bit enables the negative edge, and the CAPP bit enables the positive edge. If both bits are set both edges will be enabled and a capture will occur for either transition. The last bit in the register ECOM (CCAPMn.6) when set enables the comparator function. Figure 20 shows the CCAPMn settings for the various PCA functions.

There are two additional registers associated with each of the PCA modules. They are CCAPnH and CCAPnL and these are the registers that store the 16-bit count when a capture occurs or a compare should occur. When a module is used in the PWM mode these registers are used to control the duty cycle of the output.




Figure 14. Programmable Counter Array (PCA)