



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# P89LPC9321

8-bit microcontroller with accelerated two-clock 80C51 core  
8 kB 3 V byte-erasable flash with 512-byte data EEPROM

Rev. 2 — 16 November 2010

Product data sheet

## 1. General description

---

The P89LPC9321 is a single-chip microcontroller, available in low cost packages, based on a high performance processor architecture that executes instructions in two to four clocks, six times the rate of standard 80C51 devices. Many system-level functions have been incorporated into the P89LPC9321 in order to reduce component count, board space, and system cost.

## 2. Features and benefits

---

### 2.1 Principal features

- 8 kB byte-erasable flash code memory organized into 1 kB sectors and 64-byte pages. Single-byte erasing allows any byte(s) to be used as non-volatile data storage.
- 256-byte RAM data memory and a 512-byte auxiliary on-chip RAM.
- 512-byte customer data EEPROM on-chip allows serialization of devices, storage of setup parameters, etc.
- Two analog comparators with selectable inputs and reference source.
- Single Programmable Gain Amplifier (PGA) with selectable gains of 2x, 4x, 8x, or 16x can be applied to analog comparator inputs.
- Two 16-bit counter/timers (each may be configured to toggle a port output upon timer overflow or to become a PWM output).
- A 23-bit system timer that can also be used as real-time clock consisting of a 7-bit prescaler and a programmable and readable 16-bit timer.
- Enhanced UART with a fractional baud rate generator, break detect, framing error detection, and automatic address detection; 400 kHz byte-wide I<sup>2</sup>C-bus communication port and SPI communication port.
- Capture/Compare Unit (CCU) provides PWM, input capture, and output compare functions.
- 2.4 V to 3.6 V V<sub>DD</sub> operating range. I/O pins are 5 V tolerant (may be pulled up or driven to 5.5 V).
- 4-level low voltage (brownout) detect allows a graceful system shutdown when power fails. May optionally be configured as an interrupt.
- 28-pin TSSOP, PLCC and DIP packages with 23 I/O pins minimum and up to 26 I/O pins while using on-chip oscillator and reset options.



## 2.2 Additional features

- A high performance 80C51 CPU provides instruction cycle times of 111 ns to 222 ns for all instructions except multiply and divide when executing at 18 MHz. This is six times the performance of the standard 80C51 running at the same clock frequency. A lower clock frequency for the same performance results in power savings and reduced EMI.
- Serial flash In-Circuit Programming (ICP) allows simple production coding with commercial EPROM programmers. Flash security bits prevent reading of sensitive application programs.
- Serial flash In-System Programming (ISP) allows coding while the device is mounted in the end application.
- In-Application Programming (IAP) of the flash code memory. This allows changing the code in a running application.
- Watchdog timer with separate on-chip oscillator, nominal 400 kHz, calibrated to  $\pm 5\%$ , requiring no external components. The watchdog prescaler is selectable from eight values.
- High-accuracy internal RC oscillator option, with clock doubler option, allows operation without external oscillator components. The RC oscillator option is selectable and fine tunable.
- Switching on the fly among internal RC oscillator, watchdog oscillator, external clock source provides optimal support of minimal power active mode with fast switching to maximum performance.
- Idle and two different power-down reduced power modes. Improved wake-up from Power-down mode (a LOW interrupt input starts execution). Typical power-down current is 1  $\mu\text{A}$  (total power-down with voltage comparators disabled).
- Active-LOW reset. On-chip power-on reset allows operation without external reset components. A software reset function is also available.
- Configurable on-chip oscillator with frequency range options selected by user programmed flash configuration bits. Oscillator options support frequencies from 20 kHz to the maximum operating frequency of 18 MHz.
- Oscillator fail detect. The watchdog timer has a separate fully on-chip oscillator allowing it to perform an oscillator fail detect function.
- Programmable port output configuration options: quasi-bidirectional, open drain, push-pull, input-only.
- High current sourcing/sinking (20 mA) on eight I/O pins (P0.3 to P0.7, P1.4, P1.6, P1.7). All other port pins have high sinking capability (20 mA). A maximum limit is specified for the entire chip.
- Port 'input pattern match' detect. Port 0 may generate an interrupt when the value of the pins match or do not match a programmable pattern.
- Controlled slew rate port outputs to reduce EMI. Outputs have approximately 10 ns minimum ramp times.
- Only power and ground connections are required to operate the P89LPC9321 when internal reset option is selected.
- Four interrupt priority levels.
- Eight keypad interrupt inputs, plus two additional external interrupt inputs.
- Schmitt trigger port inputs.
- Second data pointer.
- Emulation support.



### 3. Ordering information

Table 1. Ordering information

| Type number   | Package |  |          |
|---------------|---------|--|----------|
|               | Name    | Description  | Version  |
| P89LPC9321FA  | PLCC28  | plastic leaded chip carrier; 28 leads                                  | SOT261-2 |
| P89LPC9321FDH | TSSOP28 | plastic thin shrink small outline package; 28 leads; body width 4.4 mm | SOT361-1 |
| P89LPC9321FN  | DIP28   | plastic dual in-line package; 28 leads; (600 mil)                      | SOT117-1 |

#### 3.1 Ordering options

Table 2. Ordering options

| Type number   | Flash memory | Temperature range | Frequency       |
|---------------|--------------|-------------------|-----------------|
| P89LPC9321FA  | 8 kB         | -40 °C to +85 °C  | 0 MHz to 18 MHz |
| P89LPC9321FDH | 8 kB         | -40 °C to +85 °C  | 0 MHz to 18 MHz |
| P89LPC9321FN  | 8 kB         | -40 °C to +85 °C  | 0 MHz to 18 MHz |

4. Block diagram






Fig 1. Block diagram

**5. Functional diagram**




## 6. Pinning information


### 6.1 Pinning



**Fig 3. P89LPC9321 TSSOP28 pin configuration**



**Fig 4. P89LPC9321 PLCC28 pin configuration**





## 6.2 Pin description

Table 3. Pin description

| Symbol               | Pin | Type | Description  |
|----------------------|-----|------|--|
| P0.0 to P0.7         |     | I/O  | <p><b>Port 0:</b> Port 0 is an 8-bit I/O port with a user-configurable output type. During reset Port 0 latches are configured in the input only mode with the internal pull-up disabled. The operation of Port 0 pins as inputs and outputs depends upon the port configuration selected. Each port pin is configured independently. Refer to <a href="#">Section 7.16.1 "Port configurations"</a> and <a href="#">Table 10 "Static characteristics"</a> for details.</p> <p>The Keypad Interrupt feature operates with Port 0 pins.</p> <p>All pins have Schmitt trigger inputs.</p> <p>Port 0 also provides various special functions as described below:</p> |
| P0.0/CMP2/<br>KBI0   | 3   | I/O  | <b>P0.0</b> — Port 0 bit 0.  |
|                      |     | O    | <b>CMP2</b> — Comparator 2 output  |
|                      |     | I    | <b>KBI0</b> — Keyboard input 0.  |
| P0.1/CIN2B/<br>KBI1  | 26  | I/O  | <b>P0.1</b> — Port 0 bit 1.  |
|                      |     | I    | <b>CIN2B</b> — Comparator 2 positive input B.  |
|                      |     | I    | <b>KBI1</b> — Keyboard input 1.  |
| P0.2/CIN2A/<br>KBI2  | 25  | I/O  | <b>P0.2</b> — Port 0 bit 2.  |
|                      |     | I    | <b>CIN2A</b> — Comparator 2 positive input A.  |
|                      |     | I    | <b>KBI2</b> — Keyboard input 2.  |
| P0.3/CIN1B/<br>KBI3  | 24  | I/O  | <b>P0.3</b> — Port 0 bit 3. High current source.   |
|                      |     | I    | <b>CIN1B</b> — Comparator 1 positive input B.  |
|                      |     | I    | <b>KBI3</b> — Keyboard input 3.  |
| P0.4/CIN1A/<br>KBI4  | 23  | I/O  | <b>P0.4</b> — Port 0 bit 4. High current source.   |
|                      |     | I    | <b>CIN1A</b> — Comparator 1 positive input A.  |
|                      |     | I    | <b>KBI4</b> — Keyboard input 4.  |
| P0.5/CMPREF/<br>KBI5 | 22  | I/O  | <b>P0.5</b> — Port 0 bit 5. High current source.   |
|                      |     | I    | <b>CMPREF</b> — Comparator reference (negative) input.   |
|                      |     | I    | <b>KBI5</b> — Keyboard input 5.  |

Table 3. Pin description ...continued

| Symbol                              | Pin | Type                          | Description  |
|-------------------------------------|-----|-------------------------------|--|
| P0.6/CMP1/KBI6                      | 20  | I/O                           | <b>P0.6</b> — Port 0 bit 6. High current source.   |
|                                     |     | O                             | <b>CMP1</b> — Comparator 1 output.   |
|                                     |     | I                             | <b>KBI6</b> — Keyboard input 6.  |
| P0.7/T1/KBI7                        | 19  | I/O                           | <b>P0.7</b> — Port 0 bit 7. High current source.   |
|                                     |     | I/O                           | <b>T1</b> — Timer/counter 1 external count input or overflow output.   |
|                                     |     | I                             | <b>KBI7</b> — Keyboard input 7.  |
| P1.0 to P1.7                        |     | I/O, I<br><a href="#">[1]</a> | <b>Port 1:</b> Port 1 is an 8-bit I/O port with a user-configurable output type, except for three pins as noted below. During reset Port 1 latches are configured in the input only mode with the internal pull-up disabled. The operation of the configurable Port 1 pins as inputs and outputs depends upon the port configuration selected. Each of the configurable port pins are programmed independently. Refer to <a href="#">Section 7.16.1 "Port configurations"</a> and <a href="#">Table 10 "Static characteristics"</a> for details. P1.2 to P1.3 are open drain when used as outputs. P1.5 is input only. All pins have Schmitt trigger inputs.<br>Port 1 also provides various special functions as described below: |
| P1.0/TXD                            | 18  | I/O                           | <b>P1.0</b> — Port 1 bit 0.  |
|                                     |     | O                             | <b>TXD</b> — Transmitter output for serial port.   |
| P1.1/RXD                            | 17  | I/O                           | <b>P1.1</b> — Port 1 bit 1.  |
|                                     |     | I                             | <b>RXD</b> — Receiver input for serial port.   |
| P1.2/T0/SCL                         | 12  | I/O                           | <b>P1.2</b> — Port 1 bit 2 (open-drain when used as output).   |
|                                     |     | I/O                           | <b>T0</b> — Timer/counter 0 external count input or overflow output (open-drain when used as output).  |
|                                     |     | I/O                           | <b>SCL</b> — I <sup>2</sup> C-bus serial clock input/output.   |
| P1.3/ $\overline{\text{INT0}}$ /SDA | 11  | I/O                           | <b>P1.3</b> — Port 1 bit 3 (open-drain when used as output).   |
|                                     |     | I                             | <b><math>\overline{\text{INT0}}</math></b> — External interrupt 0 input.   |
|                                     |     | I/O                           | <b>SDA</b> — I <sup>2</sup> C-bus serial data input/output.  |
| P1.4/ $\overline{\text{INT1}}$      | 10  | I/O                           | <b>P1.4</b> — Port 1 bit 4. High current source.   |
|                                     |     | I                             | <b><math>\overline{\text{INT1}}</math></b> — External interrupt 1 input.   |
| P1.5/ $\overline{\text{RST}}$       | 6   | I                             | <b>P1.5</b> — Port 1 bit 5 (input only).   |
|                                     |     | I                             | <b><math>\overline{\text{RST}}</math></b> — External Reset input during power-on or if selected via UCFG1. When functioning as a reset input, a LOW on this pin resets the microcontroller, causing I/O ports and peripherals to take on their default states, and the processor begins execution at address 0. Also used during a power-on sequence to force ISP mode.  |
| P1.6/OCB                            | 5   | I/O                           | <b>P1.6</b> — Port 1 bit 6. High current source.   |
|                                     |     | O                             | <b>OCB</b> — Output Compare B  |
| P1.7/OCC                            | 4   | I/O                           | <b>P1.7</b> — Port 1 bit 7. High current source.   |
|                                     |     | O                             | <b>OCC</b> — Output Compare C.   |
| P2.0 to P2.7                        |     | I/O                           | <b>Port 2:</b> Port 2 is an 8-bit I/O port with a user-configurable output type. During reset Port 2 latches are configured in the input only mode with the internal pull-up disabled. The operation of Port 2 pins as inputs and outputs depends upon the port configuration selected. Each port pin is configured independently. Refer to <a href="#">Section 7.16.1 "Port configurations"</a> and <a href="#">Table 10 "Static characteristics"</a> for details. All pins have Schmitt trigger inputs.<br>Port 2 also provides various special functions as described below:  |

Table 3. Pin description ...continued

| Symbol                | Pin | Type | Description   |
|-----------------------|-----|------|---|
| P2.0/ICB              | 1   | I/O  | <b>P2.0</b> — Port 2 bit 0.   |
|                       |     | I    | <b>ICB</b> — Input Capture B.   |
| P2.1/OCD              | 2   | I/O  | <b>P2.1</b> — Port 2 bit 1.   |
|                       |     | O    | <b>OCD</b> — Output Compare D.  |
| P2.2/MOSI             | 13  | I/O  | <b>P2.2</b> — Port 2 bit 2.   |
|                       |     | I/O  | <b>MOSI</b> — SPI master out slave in. When configured as master, this pin is output; when configured as slave, this pin is input.  |
| P2.3/MISO             | 14  | I/O  | <b>P2.3</b> — Port 2 bit 3.   |
|                       |     | I/O  | <b>MISO</b> — When configured as master, this pin is input, when configured as slave, this pin is output.   |
| P2.4/ $\overline{SS}$ | 15  | I/O  | <b>P2.4</b> — Port 2 bit 4.   |
|                       |     | I/O  | <b><math>\overline{SS}</math></b> — SPI Slave select.   |
| P2.5/SPICKL           | 16  | I/O  | <b>P2.5</b> — Port 2 bit 5.   |
|                       |     | I/O  | <b>SPICKL</b> — SPI clock. When configured as master, this pin is output; when configured as slave, this pin is input.  |
| P2.6/OCA              | 27  | I/O  | <b>P2.6</b> — Port 2 bit 6.   |
|                       |     | O    | <b>OCA</b> — Output Compare A.  |
| P2.7/ICA              | 28  | I/O  | <b>P2.7</b> — Port 2 bit 7.   |
|                       |     | I    | <b>ICA</b> — Input Capture A.   |
| P3.0 to P3.1          |     | I/O  | <b>Port 3:</b> Port 3 is a 2-bit I/O port with a user-configurable output type. During reset Port 3 latches are configured in the input only mode with the internal pull-up disabled. The operation of Port 3 pins as inputs and outputs depends upon the port configuration selected. Each port pin is configured independently. Refer to <a href="#">Section 7.16.1 "Port configurations"</a> and <a href="#">Table 10 "Static characteristics"</a> for details.<br>All pins have Schmitt trigger inputs.<br>Port 3 also provides various special functions as described below: |
| P3.0/XTAL2/<br>CLKOUT | 9   | I/O  | <b>P3.0</b> — Port 3 bit 0.   |
|                       |     | O    | <b>XTAL2</b> — Output from the oscillator amplifier (when a crystal oscillator option is selected via the flash configuration).   |
|                       |     | O    | <b>CLKOUT</b> — CPU clock divided by 2 when enabled via SFR bit (ENCLK -TRIM.6). It can be used if the CPU clock is the internal RC oscillator, watchdog oscillator or external clock input, except when XTAL1/XTAL2 are used to generate clock source for the RTC/system timer.  |
| P3.1/XTAL1            | 8   | I/O  | <b>P3.1</b> — Port 3 bit 1.   |
|                       |     | I    | <b>XTAL1</b> — Input to the oscillator circuit and internal clock generator circuits (when selected via the flash configuration). It can be a port pin if internal RC oscillator or watchdog oscillator is used as the CPU clock source, <b>and</b> if XTAL1/XTAL2 are not used to generate the clock for the RTC/system timer.   |
| V <sub>SS</sub>       | 7   | I    | <b>Ground:</b> 0 V reference.   |
| V <sub>DD</sub>       | 21  | I    | <b>Power supply:</b> This is the power supply voltage for normal operation as well as Idle and Power-down modes.  |

[1] Input/output for P1.0 to P1.4, P1.6, P1.7. Input for P1.5.

## 7. Functional description

---

**Remark:** Please refer to the P89LPC9321 *User manual* for a more detailed functional description.

### 7.1 Special function registers

**Remark:** SFR accesses are restricted in the following ways:

- User must **not** attempt to access any SFR locations not defined.
- Accesses to any defined SFR locations must be strictly for the functions for the SFRs.
- SFR bits labeled '-', '0' or '1' can **only** be written and read as follows:
  - '-' Unless otherwise specified, **must** be written with '0', but can return any value when read (even if it was written with '0'). It is a reserved bit and may be used in future derivatives.
  - '0' **must** be written with '0', and will return a '0' when read.
  - '1' **must** be written with '1', and will return a '1' when read.

**Table 4. Special function registers**

\* indicates SFRs that are bit addressable.

| Name                 | Description                        | SFR addr. | Bit functions and addresses |        |        |       |       |        |        |       | Reset value       |           |
|----------------------|------------------------------------|-----------|-----------------------------|--------|--------|-------|-------|--------|--------|-------|-------------------|-----------|
|                      |                                    |           | MSB                         |        |        |       |       |        |        | LSB   | Hex               | Binary    |
| Bit address          |                                    |           | E7                          | E6     | E5     | E4    | E3    | E2     | E1     | E0    |                   |           |
| ACC*                 | Accumulator                        | E0H       |                             |        |        |       |       |        |        |       | 00                | 0000 0000 |
| AUXR1                | Auxiliary function register        | A2H       | CLKLP                       | EBRR   | ENT1   | ENT0  | SRST  | 0      | -      | DPS   | 00                | 0000 00x0 |
| Bit address          |                                    |           | F7                          | F6     | F5     | F4    | F3    | F2     | F1     | F0    |                   |           |
| B*                   | B register                         | F0H       |                             |        |        |       |       |        |        |       | 00                | 0000 0000 |
| BRGR0 <sup>[2]</sup> | Baud rate generator 0 rate low     | BEH       |                             |        |        |       |       |        |        |       | 00                | 0000 0000 |
| BRGR1 <sup>[2]</sup> | Baud rate generator 0 rate high    | BFH       |                             |        |        |       |       |        |        |       | 00                | 0000 0000 |
| BRGCON               | Baud rate generator 0 control      | BDH       | -                           | -      | -      | -     | -     | -      | SBRGS  | BRGEN | 00 <sup>[2]</sup> | xxxx xx00 |
| CCCR A               | Capture compare A control register | EAH       | ICECA2                      | ICECA1 | ICECA0 | ICESA | ICNFA | FCOA   | OCMA1  | OCMA0 | 00                | 0000 0000 |
| CCCR B               | Capture compare B control register | EBH       | ICECB2                      | ICECB1 | ICECB0 | ICESB | ICNFB | FCOB   | OCMB1  | OCMB0 | 00                | 0000 0000 |
| CCCR C               | Capture compare C control register | ECH       | -                           | -      | -      | -     | -     | FCOC   | OCMC1  | OCMC0 | 00                | xxxx x000 |
| CCCR D               | Capture compare D control register | EDH       | -                           | -      | -      | -     | -     | FCOD   | OCMD1  | OCMD0 | 00                | xxxx x000 |
| CMP1                 | Comparator 1 control register      | ACH       | -                           | -      | CE1    | CP1   | CN1   | OE1    | CO1    | CMF1  | 00 <sup>[1]</sup> | xx00 0000 |
| CMP2                 | Comparator 2 control register      | ADH       | -                           | -      | CE2    | CP2   | CN2   | OE2    | CO2    | CMF2  | 00 <sup>[1]</sup> | xx00 0000 |
| DEECON               | Data EEPROM control register       | F1H       | EEIF                        | HVERR  | ECTL1  | ECTL0 | -     | EWERR1 | EWERR0 | EADR8 | 08                | 0000 1000 |

**Table 4. Special function registers ...continued**

\* indicates SFRs that are bit addressable.

| Name   | Description                                 | SFR addr. | Bit functions and addresses |           |           |           |           |           |           |           | Reset value |           |     |           |
|--------|---|-----------|-----------------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-------------|-----------|-----|-----------|
|        |   |           |                             |           |           |           |           |           |           |           | MSB         | LSB       | Hex | Binary    |
| DEEDAT | Data EEPROM data register                   | F2H       |                             |           |           |           |           |           |           |           |             |           | 00  | 0000 0000 |
| DEEADR | Data EEPROM address register                | F3H       |                             |           |           |           |           |           |           |           |             |           | 00  | 0000 0000 |
| DIVM   | CPU clock divide-by-M control               | 95H       |                             |           |           |           |           |           |           |           |             |           | 00  | 0000 0000 |
| DPTR   | Data pointer (2 bytes)                      |           |                             |           |           |           |           |           |           |           |             |           |     |           |
| DPH    | Data pointer high                           | 83H       |                             |           |           |           |           |           |           |           |             |           | 00  | 0000 0000 |
| DPL    | Data pointer low                            | 82H       |                             |           |           |           |           |           |           |           |             |           | 00  | 0000 0000 |
| FMADRH | Program flash address high                  | E7H       |                             |           |           |           |           |           |           |           |             |           | 00  | 0000 0000 |
| FMADRL | Program flash address low                   | E6H       |                             |           |           |           |           |           |           |           |             |           | 00  | 0000 0000 |
| FMCON  | Program flash control (Read)                | E4H       | BUSY                        | -         | -         | -         | HVA       | HVE       | SV        | OI        | 70          | 0111 0000 |     |           |
|        | Program flash control (Write)               | E4H       | FMCMD.7                     | FMCMD.6   | FMCMD.5   | FMCMD.4   | FMCMD.3   | FMCMD.2   | FMCMD.1   | FMCMD.0   |             |           |     |           |
| FMDATA | Program flash data                          | E5H       |                             |           |           |           |           |           |           |           |             |           | 00  | 0000 0000 |
| I2ADR  | I <sup>2</sup> C-bus slave address register | DBH       | I2ADR.6                     | I2ADR.5   | I2ADR.4   | I2ADR.3   | I2ADR.2   | I2ADR.1   | I2ADR.0   | GC        | 00          | 0000 0000 |     |           |
|        | <b>Bit address</b>                          |           | <b>DF</b>                   | <b>DE</b> | <b>DD</b> | <b>DC</b> | <b>DB</b> | <b>DA</b> | <b>D9</b> | <b>D8</b> |             |           |     |           |
| I2CON* | I <sup>2</sup> C-bus control register       | D8H       | -                           | I2EN      | STA       | STO       | SI        | AA        | -         | CRSEL     | 00          | x000 00x0 |     |           |
| I2DAT  | I <sup>2</sup> C-bus data register          | DAH       |                             |           |           |           |           |           |           |           |             |           |     |           |



**Table 4. Special function registers ...continued**

\* indicates SFRs that are bit addressable.

| Name   | Description   | SFR addr.          | Bit functions and addresses |           |           |           |           |           |           |           | Reset value   |           |     |           |
|--------|---|--------------------|-----------------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|---------------|-----------|-----|-----------|
|        |   |                    |                             |           |           |           |           |           |           |           | MSB           | LSB       | Hex | Binary    |
| I2SCLH | Serial clock generator/SCL duty cycle register high | DDH                |                             |           |           |           |           |           |           |           |               |           | 00  | 0000 0000 |
| I2SCLL | Serial clock generator/SCL duty cycle register low  | DCH                |                             |           |           |           |           |           |           |           |               |           | 00  | 0000 0000 |
| I2STAT | I <sup>2</sup> C-bus status register                | D9H                | STA.4                       | STA.3     | STA.2     | STA.1     | STA.0     | 0         | 0         | 0         | F8            | 1111 1000 |     |           |
| ICRAH  | Input capture A register high                       | ABH                |                             |           |           |           |           |           |           |           |               |           | 00  | 0000 0000 |
| ICRAL  | Input capture A register low                        | AAH                |                             |           |           |           |           |           |           |           |               |           | 00  | 0000 0000 |
| ICRBH  | Input capture B register high                       | AFH                |                             |           |           |           |           |           |           |           |               |           | 00  | 0000 0000 |
| ICRBL  | Input capture B register low                        | AEH                |                             |           |           |           |           |           |           |           |               |           | 00  | 0000 0000 |
|        |   | <b>Bit address</b> | <b>AF</b>                   | <b>AE</b> | <b>AD</b> | <b>AC</b> | <b>AB</b> | <b>AA</b> | <b>A9</b> | <b>A8</b> |               |           |     |           |
| IEN0*  | Interrupt enable 0                                  | A8H                | EA                          | EWDRT     | EBO       | ES/ESR    | ET1       | EX1       | ET0       | EX0       | 00            | 0000 0000 |     |           |
|        |   | <b>Bit address</b> | <b>EF</b>                   | <b>EE</b> | <b>ED</b> | <b>EC</b> | <b>EB</b> | <b>EA</b> | <b>E9</b> | <b>E8</b> |               |           |     |           |
| IEN1*  | Interrupt enable 1                                  | E8H                | EIEE                        | EST       | -         | ECCU      | ESPI      | EC        | EKBI      | EI2C      | 00 <u>[1]</u> | 00x0 0000 |     |           |
|        |   | <b>Bit address</b> | <b>BF</b>                   | <b>BE</b> | <b>BD</b> | <b>BC</b> | <b>BB</b> | <b>BA</b> | <b>B9</b> | <b>B8</b> |               |           |     |           |
| IPO*   | Interrupt priority 0                                | B8H                | -                           | PWDRT     | PBO       | PS/PSR    | PT1       | PX1       | PT0       | PX0       | 00 <u>[1]</u> | x000 0000 |     |           |
| IPOH   | Interrupt priority 0 high                           | B7H                | -                           | PWDRTH    | PBOH      | PSH/PSRH  | PT1H      | PX1H      | PT0H      | PX0H      | 00 <u>[1]</u> | x000 0000 |     |           |
|        |   | <b>Bit address</b> | <b>FF</b>                   | <b>FE</b> | <b>FD</b> | <b>FC</b> | <b>FB</b> | <b>FA</b> | <b>F9</b> | <b>F8</b> |               |           |     |           |
| IP1*   | Interrupt priority 1                                | F8H                | PIEE                        | PST       | -         | PCCU      | PSPI      | PC        | PKBI      | PI2C      | 00 <u>[1]</u> | 00x0 0000 |     |           |
| IP1H   | Interrupt priority 1 high                           | F7H                | PIEEH                       | PSTH      | -         | PCCUH     | PSPIH     | PCH       | PKBIH     | PI2CH     | 00 <u>[1]</u> | 00x0 0000 |     |           |

**Table 4. Special function registers ...continued**  
*\* indicates SFRs that are bit addressable.*

| Name   | Description                    | SFR addr.          | Bit functions and addresses |           |            |           |           |           |           |           | Reset value |           |
|--------|--------------------------------|--------------------|-----------------------------|-----------|------------|-----------|-----------|-----------|-----------|-----------|-------------|-----------|
|        |                                |                    | MSB                         |           |            |           |           |           |           | LSB       | Hex         | Binary    |
| KBCON  | Keypad control register        | 94H                | -                           | -         | -          | -         | -         | -         | PATN_SEL  | KBIF      | 00 <u>1</u> | xxxx xx00 |
| KBMASK | Keypad interrupt mask register | 86H                |                             |           |            |           |           |           |           |           | 00          | 0000 0000 |
| KBPATN | Keypad pattern register        | 93H                |                             |           |            |           |           |           |           |           | FF          | 1111 1111 |
| OCRAH  | Output compare A register high | EFH                |                             |           |            |           |           |           |           |           | 00          | 0000 0000 |
| OCRAL  | Output compare A register low  | EEH                |                             |           |            |           |           |           |           |           | 00          | 0000 0000 |
| OCRBH  | Output compare B register high | FBH                |                             |           |            |           |           |           |           |           | 00          | 0000 0000 |
| OCRBL  | Output compare B register low  | FAH                |                             |           |            |           |           |           |           |           | 00          | 0000 0000 |
| OCRCH  | Output compare C register high | FDH                |                             |           |            |           |           |           |           |           | 00          | 0000 0000 |
| OCRCL  | Output compare C register low  | FCH                |                             |           |            |           |           |           |           |           | 00          | 0000 0000 |
| OCRDH  | Output compare D register high | FFH                |                             |           |            |           |           |           |           |           | 00          | 0000 0000 |
| OCRDL  | Output compare D register low  | FEH                |                             |           |            |           |           |           |           |           | 00          | 0000 0000 |
|        |                                | <b>Bit address</b> | <b>87</b>                   | <b>86</b> | <b>85</b>  | <b>84</b> | <b>83</b> | <b>82</b> | <b>81</b> | <b>80</b> |             |           |
| P0*    | Port 0                         | 80H                | T1/KB7                      | CMP1/KB6  | CMPREF/KB5 | CIN1A/KB4 | CIN1B/KB3 | CIN2A/KB2 | CIN2B/KB1 | CMP2/KB0  | <u>1</u>    |           |
|        |                                | <b>Bit address</b> | <b>97</b>                   | <b>96</b> | <b>95</b>  | <b>94</b> | <b>93</b> | <b>92</b> | <b>91</b> | <b>90</b> |             |           |

**Table 4. Special function registers ...continued**  
*\* indicates SFRs that are bit addressable.*

| Name   | Description                  | SFR addr. | Bit functions and addresses |           |                         |                          |                              |           |           |           | Reset value               |           |
|--------|------------------------------|-----------|-----------------------------|-----------|-------------------------|--------------------------|------------------------------|-----------|-----------|-----------|---------------------------|-----------|
|        |                              |           | MSB                         |           |                         |                          |                              |           |           | LSB       | Hex                       | Binary    |
| P1*    | Port 1                       | 90H       | OCC                         | OCB       | $\overline{\text{RST}}$ | $\overline{\text{INT1}}$ | $\overline{\text{INT0/SDA}}$ | T0/SCL    | RXD       | TXD       | <a href="#">[1]</a>       |           |
|        | <b>Bit address</b>           |           | <b>A7</b>                   | <b>A6</b> | <b>A5</b>               | <b>A4</b>                | <b>A3</b>                    | <b>A2</b> | <b>A1</b> | <b>A0</b> |                           |           |
| P2*    | Port 2                       | A0H       | ICA                         | OCA       | SPICLK                  | $\overline{\text{SS}}$   | MISO                         | MOSI      | OCD       | ICB       | <a href="#">[1]</a>       |           |
|        | <b>Bit address</b>           |           | <b>B7</b>                   | <b>B6</b> | <b>B5</b>               | <b>B4</b>                | <b>B3</b>                    | <b>B2</b> | <b>B1</b> | <b>B0</b> |                           |           |
| P3*    | Port 3                       | B0H       | -                           | -         | -                       | -                        | -                            | -         | XTAL1     | XTAL2     | <a href="#">[1]</a>       |           |
| P0M1   | Port 0 output mode 1         | 84H       | (P0M1.7)                    | (P0M1.6)  | (P0M1.5)                | (P0M1.4)                 | (P0M1.3)                     | (P0M1.2)  | (P0M1.1)  | (P0M1.0)  | FF <a href="#">[1]</a>    | 1111 1111 |
| P0M2   | Port 0 output mode 2         | 85H       | (P0M2.7)                    | (P0M2.6)  | (P0M2.5)                | (P0M2.4)                 | (P0M2.3)                     | (P0M2.2)  | (P0M2.1)  | (P0M2.0)  | 00 <a href="#">[1]</a>    | 0000 0000 |
| P1M1   | Port 1 output mode 1         | 91H       | (P1M1.7)                    | (P1M1.6)  | -                       | (P1M1.4)                 | (P1M1.3)                     | (P1M1.2)  | (P1M1.1)  | (P1M1.0)  | D3 <a href="#">[1]</a>    | 11x1 xx11 |
| P1M2   | Port 1 output mode 2         | 92H       | (P1M2.7)                    | (P1M2.6)  | -                       | (P1M2.4)                 | (P1M2.3)                     | (P1M2.2)  | (P1M2.1)  | (P1M2.0)  | 00 <a href="#">[1]</a>    | 00x0 xx00 |
| P2M1   | Port 2 output mode 1         | A4H       | (P2M1.7)                    | (P2M1.6)  | (P2M1.5)                | (P2M1.4)                 | (P2M1.3)                     | (P2M1.2)  | (P2M1.1)  | (P2M1.0)  | FF <a href="#">[1]</a>    | 1111 1111 |
| P2M2   | Port 2 output mode 2         | A5H       | (P2M2.7)                    | (P2M2.6)  | (P2M2.5)                | (P2M2.4)                 | (P2M2.3)                     | (P2M2.2)  | (P2M2.1)  | (P2M2.0)  | 00 <a href="#">[1]</a>    | 0000 0000 |
| P3M1   | Port 3 output mode 1         | B1H       | -                           | -         | -                       | -                        | -                            | -         | (P3M1.1)  | (P3M1.0)  | 03 <a href="#">[1]</a>    | xxxx xx11 |
| P3M2   | Port 3 output mode 2         | B2H       | -                           | -         | -                       | -                        | -                            | -         | (P3M2.1)  | (P3M2.0)  | 00 <a href="#">[1]</a>    | xxxx xx00 |
| PCON   | Power control register       | 87H       | SMOD1                       | SMOD0     | -                       | BOI                      | GF1                          | GF0       | PMOD1     | PMOD0     | 00                        | 0000 0000 |
| PCONA  | Power control register A     | B5H       | RTCPD                       | DEEPPD    | VCPD                    | -                        | I2PD                         | SPPD      | SPD       | CCUPD     | 00 <a href="#">[1]</a>    | 0000 0000 |
|        | <b>Bit address</b>           |           | <b>D7</b>                   | <b>D6</b> | <b>D5</b>               | <b>D4</b>                | <b>D3</b>                    | <b>D2</b> | <b>D1</b> | <b>D0</b> |                           |           |
| PSW*   | Program status word          | D0H       | CY                          | AC        | F0                      | RS1                      | RS0                          | OV        | F1        | P         | 00                        | 0000 0000 |
| PT0AD  | Port 0 digital input disable | F6H       | -                           | -         | PT0AD.5                 | PT0AD.4                  | PT0AD.3                      | PT0AD.2   | PT0AD.1   | -         | 00                        | xx00 000x |
| RSTSRC | Reset source register        | DFH       | -                           | BOIF      | BOF                     | POF                      | R_BK                         | R_WD      | R_SF      | R_EX      | <a href="#">[3]</a>       |           |
| RTCCON | RTC control                  | D1H       | RTCF                        | RTCS1     | RTCS0                   | -                        | -                            | -         | ERTC      | RTCEN     | 60 <a href="#">[1][6]</a> | 011x xx00 |

**Table 4. Special function registers ...continued**

\* indicates SFRs that are bit addressable.

| Name   | Description                          | SFR addr.          | Bit functions and addresses |           |           |           |           |           |           |           | Reset value |           |
|--------|--------------------------------------|--------------------|-----------------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-------------|-----------|
|        |                                      |                    | MSB                         |           |           |           |           | LSB       |           |           | Hex         | Binary    |
| RTCH   | RTC register high                    | D2H                |                             |           |           |           |           |           |           |           | 00          | 0000 0000 |
| RTCL   | RTC register low                     | D3H                |                             |           |           |           |           |           |           |           | 00          | 0000 0000 |
| SADDR  | Serial port address register         | A9H                |                             |           |           |           |           |           |           |           | 00          | 0000 0000 |
| SADEN  | Serial port address enable           | B9H                |                             |           |           |           |           |           |           |           | 00          | 0000 0000 |
| SBUF   | Serial Port data buffer register     | 99H                |                             |           |           |           |           |           |           |           | xx          | xxxx xxxx |
|        |                                      | <b>Bit address</b> | <b>9F</b>                   | <b>9E</b> | <b>9D</b> | <b>9C</b> | <b>9B</b> | <b>9A</b> | <b>99</b> | <b>98</b> |             |           |
| SCON*  | Serial port control                  | 98H                | SM0/FE                      | SM1       | SM2       | REN       | TB8       | RB8       | TI        | RI        | 00          | 0000 0000 |
| SSTAT  | Serial port extended status register | BAH                | DBMOD                       | INTLO     | CIDIS     | DBISEL    | FE        | BR        | OE        | STINT     | 00          | 0000 0000 |
| SP     | Stack pointer                        | 81H                |                             |           |           |           |           |           |           |           | 07          | 0000 0111 |
| SPCTL  | SPI control register                 | E2H                | SSIG                        | SPEN      | DORD      | MSTR      | CPOL      | CPHA      | SPR1      | SPR0      | 04          | 0000 0100 |
| SPSTAT | SPI status register                  | E1H                | SPIF                        | WCOL      | -         | -         | -         | -         | -         | -         | 00          | 00xx xxxx |
| SPDAT  | SPI data register                    | E3H                |                             |           |           |           |           |           |           |           | 00          | 0000 0000 |
| TAMOD  | Timer 0 and 1 auxiliary mode         | 8FH                | -                           | -         | -         | T1M2      | -         | -         | -         | T0M2      | 00          | xxx0 xxx0 |
|        |                                      | <b>Bit address</b> | <b>8F</b>                   | <b>8E</b> | <b>8D</b> | <b>8C</b> | <b>8B</b> | <b>8A</b> | <b>89</b> | <b>88</b> |             |           |
| TCON*  | Timer 0 and 1 control                | 88H                | TF1                         | TR1       | TF0       | TR0       | IE1       | IT1       | IE0       | IT0       | 00          | 0000 0000 |
| TCR20* | CCU control register 0               | C8H                | PLEEN                       | HLTRN     | HLTEN     | ALTCB     | ALTAB     | TDIR2     | TMOD21    | TMOD20    | 00          | 0000 0000 |
| TCR21  | CCU control register 1               | F9H                | TCOU2                       | -         | -         | -         | PLLDV.3   | PLLDV.2   | PLLDV.1   | PLLDV.0   | 00          | 0xxx 0000 |

**Table 4. Special function registers ...continued**  
 \* indicates SFRs that are bit addressable.

| Name   | Description                          | SFR addr. | Bit functions and addresses |          |          |          |          |          |          |          | Reset value |                        |           |
|--------|--------------------------------------|-----------|-----------------------------|----------|----------|----------|----------|----------|----------|----------|-------------|------------------------|-----------|
|        |                                      |           | MSB                         |          |          |          | LSB      |          |          |          | Hex         | Binary                 |           |
| TH0    | Timer 0 high                         | 8CH       |                             |          |          |          |          |          |          |          |             | 00                     | 0000 0000 |
| TH1    | Timer 1 high                         | 8DH       |                             |          |          |          |          |          |          |          |             | 00                     | 0000 0000 |
| TH2    | CCU timer high                       | CDH       |                             |          |          |          |          |          |          |          |             | 00                     | 0000 0000 |
| TICR2  | CCU interrupt control register       | C9H       | TOIE2                       | TOCIE2D  | TOCIE2C  | TOCIE2B  | TOCIE2A  | -        | TICIE2B  | TICIE2A  |             | 00                     | 0000 0x00 |
| TIFR2  | CCU interrupt flag register          | E9H       | TOIF2                       | TOCF2D   | TOCF2C   | TOCF2B   | TOCF2A   | -        | TICF2B   | TICF2A   |             | 00                     | 0000 0x00 |
| TISE2  | CCU interrupt status encode register | DEH       | -                           | -        | -        | -        | -        | ENCINT.2 | ENCINT.1 | ENCINT.0 |             | 00                     | xxxx x000 |
| TL0    | Timer 0 low                          | 8AH       |                             |          |          |          |          |          |          |          |             | 00                     | 0000 0000 |
| TL1    | Timer 1 low                          | 8BH       |                             |          |          |          |          |          |          |          |             | 00                     | 0000 0000 |
| TL2    | CCU timer low                        | CCH       |                             |          |          |          |          |          |          |          |             | 00                     | 0000 0000 |
| TMOD   | Timer 0 and 1 mode                   | 89H       | T1GATE                      | T1C/T    | T1M1     | T1M0     | T0GATE   | T0C/T    | T0M1     | T0M0     |             | 00                     | 0000 0000 |
| TOR2H  | CCU reload register high             | CFH       |                             |          |          |          |          |          |          |          |             | 00                     | 0000 0000 |
| TOR2L  | CCU reload register low              | CEH       |                             |          |          |          |          |          |          |          |             | 00                     | 0000 0000 |
| TPCR2H | Prescaler control register high      | CBH       | -                           | -        | -        | -        | -        | -        | TPCR2H.1 | TPCR2H.0 |             | 00                     | xxxx xx00 |
| TPCR2L | Prescaler control register low       | CAH       | TPCR2L.7                    | TPCR2L.6 | TPCR2L.5 | TPCR2L.4 | TPCR2L.3 | TPCR2L.2 | TPCR2L.1 | TPCR2L.0 |             | 00                     | 0000 0000 |
| TRIM   | Internal oscillator trim register    | 96H       | RCCLK                       | ENCLK    | TRIM.5   | TRIM.4   | TRIM.3   | TRIM.2   | TRIM.1   | TRIM.0   |             | <a href="#">[5][6]</a> |           |
| WDCON  | Watchdog control register            | A7H       | PRE2                        | PRE1     | PRE0     | -        | -        | WDRUN    | WDTOF    | WDCLK    |             | <a href="#">[4][6]</a> |           |

**Table 4. Special function registers ...continued**

\* indicates SFRs that are bit addressable.

| Name   | Description     | SFR addr. | Bit functions and addresses |     | Reset value |           |
|--------|-----------------|-----------|-----------------------------|-----|-------------|-----------|
|        |                 |           | MSB                         | LSB | Hex         | Binary    |
| WDL    | Watchdog load   | C1H       |                             |     | FF          | 1111 1111 |
| WFEED1 | Watchdog feed 1 | C2H       |                             |     |             |           |
| WFEED2 | Watchdog feed 2 | C3H       |                             |     |             |           |

- [1] All ports are in input only (high-impedance) state after power-up.
- [2] BRGR1 and BRGR0 must only be written if BRGEN in BRGCON SFR is logic 0. If any are written while BRGEN = 1, the result is unpredictable.
- [3] The RSTSRC register reflects the cause of the P89LPC9321 reset except BOIF bit. Upon a power-up reset, all reset source flags are cleared except POF and BOF; the power-on reset value is x011 0000.
- [4] After reset, the value is 1110 01x1, i.e., PRE2 to PRE0 are all logic 1, WDRUN = 1 and WDCLK = 1. WDTOF bit is logic 1 after watchdog reset and is logic 0 after power-on reset. Other resets will not affect WDTOF.
- [5] On power-on reset and watchdog reset, the TRIM SFR is initialized with a factory preprogrammed value. Other resets will not cause initialization of the TRIM register.
- [6] The only reset sources that affect these SFRs are power-on reset and watchdog reset.



Table 5. Extended special function registers<sup>[1]</sup>

| Name          | Description                        | SFR addr. | Bit functions and addresses |          |          |          |         |         |         |               | Reset value |           |  |
|---------------|------------------------------------|-----------|-----------------------------|----------|----------|----------|---------|---------|---------|---------------|-------------|-----------|--|
|               |                                    |           | MSB                         |          |          |          | LSB     |         |         |               | Hex         | Binary    |  |
| BODCFG        | BOD configuration register         | FFC8H     | -                           | -        | -        | -        | -       | -       | -       | BOICFG1       | BOICFG0     | [2]       |  |
| CLKCON        | CLOCK Control register             | FFDEH     | CLKOK                       | -        | -        | XTALWD   | CLKDBL  | FOSC2   | FOSC1   | FOSC0         | [3]         | 1000 0100 |  |
| PGACON1       | PGA1 control register              | FFE1H     | ENPGA1                      | PGASEL1  | PGASEL1  | PGATRIM  | -       | -       | PGAG11  | PGAG10        | 00          | 0000 0000 |  |
| PGACON1B      | PGA1 control register B            | FFE4H     | -                           | -        | -        | -        | -       | -       | -       | PGAENO<br>FF1 | 00          | 0000 0000 |  |
| PGA1TRIM8X16X | PGA1 trim register                 | FFE3H     | 16XTRIM3                    | 16XTRIM2 | 16XTRIM1 | 16XTRIM0 | 8XTRIM3 | 8XTRIM2 | 8XTRIM1 | 8XTRIM0       | [4]         |           |  |
| PGA1TRIM2X4X  | PGA1 trim register                 | FFE2H     | 4XTRIM3                     | 4XTRIM2  | 4XTRIM1  | 4XTRIM0  | 2XTRIM3 | 2XTRIM2 | 2XTRIM1 | 2XTRIM0       | [4]         |           |  |
| RTCDATH       | Real-time clock data register high | FFBFH     |                             |          |          |          |         |         |         |               | 00          | 0000 0000 |  |
| RTCDATL       | Real-time clock data register low  | FFBEH     |                             |          |          |          |         |         |         |               | 00          | 0000 0000 |  |

- [1] Extended SFRs are physically located on-chip but logically located in external data memory address space (XDATA). The MOVX A,@DPTR and MOVX @DPTR,A instructions are used to access these extended SFRs.
- [2] The BOICFG1/0 will be copied from UCFG1.5 and UCFG1.3 when power-on reset.
- [3] CLKCON register reset value comes from UCFG1 and UCFG2. The reset value of CLKCON.2 to CLKCON.0 come from UCFG1.2 to UCFG1.0 and reset value of CLKDBL bit comes from UCFG2.7.
- [4] On power-on reset and watchdog reset, the PGAxTRIM8X16X and PGAxTRIM2X4X registers are initialized with a factory preprogrammed value. Other resets will not cause initialization.

## 7.2 Enhanced CPU

The P89LPC9321 uses an enhanced 80C51 CPU which runs at six times the speed of standard 80C51 devices. A machine cycle consists of two CPU clock cycles, and most instructions execute in one or two machine cycles.

## 7.3 Clocks

### 7.3.1 Clock definitions

The P89LPC9321 device has several internal clocks as defined below:

**OSCCLK** — Input to the DIVM clock divider. OSCCLK is selected from one of four clock sources (see [Figure 6](#)) and can also be optionally divided to a slower frequency (see [Section 7.11 “CCLK modification: DIVM register”](#)).

**Remark:**  $f_{osc}$  is defined as the OSCCLK frequency.

**CCLK** — CPU clock; output of the clock divider. There are two CCLK cycles per machine cycle, and most instructions are executed in one to two machine cycles (two or four CCLK cycles).

**RCCLK** — The internal 7.373 MHz RC oscillator output. The clock doubler option, when enabled, provides an output frequency of 14.746 MHz.

**PCLK** — Clock for the various peripheral devices and is  $CCLK/2$ .

### 7.3.2 CPU clock (OSCCLK)

The P89LPC9321 provides several user-selectable oscillator options in generating the CPU clock. This allows optimization for a range of needs from high precision to lowest possible cost. These options are configured when the flash is programmed and include an on-chip watchdog oscillator, an on-chip RC oscillator, an oscillator using an external crystal, or an external clock source.

## 7.4 External crystal oscillator option

The external crystal oscillator can be optimized for low, medium, or high frequency crystals covering a range from 20 kHz to 18 MHz. It can be the clock source of OSCCLK and RTC. Low speed oscillator option can be the clock source of WDT.

### 7.4.1 Low speed oscillator option

This option supports an external crystal in the range of 20 kHz to 100 kHz. Ceramic resonators are also supported in this configuration.

### 7.4.2 Medium speed oscillator option

This option supports an external crystal in the range of 100 kHz to 4 MHz. Ceramic resonators are also supported in this configuration.

### 7.4.3 High speed oscillator option

This option supports an external crystal in the range of 4 MHz to 18 MHz. Ceramic resonators are also supported in this configuration.

## 7.5 Clock output

The P89LPC9321 supports a user-selectable clock output function on the XTAL2/CLKOUT pin when crystal oscillator is not being used. This condition occurs if another clock source has been selected (on-chip RC oscillator, watchdog oscillator, external clock input on XTAL1) and if the RTC and WDT are not using the crystal oscillator as their clock source. This allows external devices to synchronize to the P89LPC9321. This output is enabled by the ENCLK bit in the TRIM register.

The frequency of this clock output is  $\frac{1}{2}$  that of the CCLK. If the clock output is not needed in Idle mode, it may be turned off prior to entering Idle, saving additional power.

## 7.6 On-chip RC oscillator option

The P89LPC9321 has a 6-bit TRIM register that can be used to tune the frequency of the RC oscillator. During reset, the TRIM value is initialized to a factory preprogrammed value to adjust the oscillator frequency to 7.373 MHz  $\pm$  1 % at room temperature. End-user applications can write to the TRIM register to adjust the on-chip RC oscillator to other frequencies. When the clock doubler option is enabled (UCFG2.7 = 1), the output frequency is 14.746 MHz. If CCLK is 8 MHz or slower, the CLKLP SFR bit (AUXR1.7) can be set to logic 1 to reduce power consumption. On reset, CLKLP is logic 0 allowing highest performance access. This bit can then be set in software if CCLK is running at 8 MHz or slower. When clock doubler option is enabled, BOE1 bit (UCFG1.5) and BOE0 bit (UCFG1.3) are required to hold the device in reset at power-up until  $V_{DD}$  has reached its specified level.

## 7.7 Watchdog oscillator option

The watchdog has a separate oscillator which has a frequency of 400 kHz, calibrated to  $\pm$ 5 % at room temperature. This oscillator can be used to save power when a high clock frequency is not needed.

## 7.8 External clock input option

In this configuration, the processor clock is derived from an external source driving the P3.1/XTAL1 pin. The rate may be from 0 Hz up to 18 MHz. The P3.0/XTAL2 pin may be used as a standard port pin or a clock output. When using an oscillator frequency above 12 MHz, BOE1 bit (UCFG1.5) and BOE0 bit (UCFG1.3) are required to hold the device in reset at power-up until  $V_{DD}$  has reached its specified level.

## 7.9 Clock sources switch on the fly

P89LPC9321 can implement clock source switch in any sources of watchdog oscillator, 7 MHz/14 MHz IRC oscillator, external clock source (external crystal or external clock input) during code is running. CLKOK bit in CLKCON register is used to indicate the clock switch status. CLKOK is cleared when starting clock source switch and set when completed. Notice that when CLKOK is '0', writing to CLKCON register is not allowed.




Fig 6. Block diagram of oscillator control

### 7.10 CCLK wake-up delay

The P89LPC9321 has an internal wake-up timer that delays the clock until it stabilizes depending on the clock source used. If the clock source is any of the three crystal selections (low, medium and high frequencies) the delay is 1024 OSCCLK cycles plus 60 μs to 100 μs. If the clock source is the internal RC oscillator, the delay is 200 μs to 300 μs. If the clock source is watchdog oscillator or external clock, the delay is 32 OSCCLK cycles.

### 7.11 CCLK modification: DIVM register

The OSCCLK frequency can be divided down up to 510 times by configuring a dividing register, DIVM, to generate CCLK. This feature makes it possible to temporarily run the CPU at a lower rate, reducing power consumption. By dividing the clock, the CPU can retain the ability to respond to events that would not exit Idle mode by executing its normal program at a lower rate. This can also allow bypassing the oscillator start-up time in cases where Power-down mode would otherwise be used. The value of DIVM may be changed by the program at any time without interrupting code execution.

### 7.12 Low power select

The P89LPC9321 is designed to run at 18 MHz (CCLK) maximum. However, if CCLK is 8 MHz or slower, the CLKLP SFR bit (AUXR1.7) can be set to logic 1 to lower the power consumption further. On any reset, CLKLP is logic 0 allowing highest performance access. This bit can then be set in software if CCLK is running at 8 MHz or slower.

### 7.13 Memory organization

The various P89LPC9321 memory spaces are as follows:

- DATA  
128 bytes of internal data memory space (00H:7FH) accessed via direct or indirect addressing, using instructions other than MOVX and MOVC. All or part of the Stack may be in this area.
- IDATA  
Indirect Data. 256 bytes of internal data memory space (00H:FFH) accessed via indirect addressing using instructions other than MOVX and MOVC. All or part of the Stack may be in this area. This area includes the DATA area and the 128 bytes immediately above it.
- SFR  
Special Function Registers. Selected CPU registers and peripheral control and status registers, accessible only via direct addressing.
- XDATA  
'External' Data or Auxiliary RAM. Duplicates the classic 80C51 64 kB memory space addressed via the MOVX instruction using the DPTR, R0, or R1. All or part of this space could be implemented on-chip. The P89LPC9321 has 512 bytes of on-chip XDATA memory, plus extended SFRs located in XDATA.
- CODE  
64 kB of Code memory space, accessed as part of program execution and via the MOVC instruction. The P89LPC9321 has 8 kB of on-chip Code memory.

The P89LPC9321 also has 512 bytes of on-chip data EEPROM that is accessed via SFRs (see [Section 7.14](#)).

### 7.14 Data RAM arrangement

The 768 bytes of on-chip RAM are organized as shown in [Table 6](#).

**Table 6. On-chip data memory usages**

| Type  | Data RAM  | Size (bytes) |
|-------|---|--------------|
| DATA  | Memory that can be addressed directly and indirectly                                    | 128          |
| IDATA | Memory that can be addressed indirectly   | 256          |
| XDATA | Auxiliary ('External Data') on-chip memory that is accessed using the MOVX instructions | 512          |

### 7.15 Interrupts

The P89LPC9321 uses a four priority level interrupt structure. This allows great flexibility in controlling the handling of the many interrupt sources. The P89LPC9321 supports 15 interrupt sources: external interrupts 0 and 1, timers 0 and 1, serial port TX, serial port RX, combined serial port RX/TX, brownout detect, watchdog/RTC, I<sup>2</sup>C-bus, keyboard, comparators 1 and 2, SPI, CCU, data EEPROM write completion.

Each interrupt source can be individually enabled or disabled by setting or clearing a bit in the interrupt enable registers IEN0 or IEN1. The IEN0 register also contains a global disable bit, EA, which disables all interrupts.

Each interrupt source can be individually programmed to one of four priority levels by setting or clearing bits in the interrupt priority registers IP0, IP0H, IP1 and IP1H. An interrupt service routine in progress can be interrupted by a higher priority interrupt, but not by another interrupt of the same or lower priority. The highest priority interrupt service cannot be interrupted by any other interrupt source. If two requests of different priority levels are pending at the start of an instruction, the request of higher priority level is serviced.

If requests of the same priority level are pending at the start of an instruction, an internal polling sequence determines which request is serviced. This is called the arbitration ranking. Note that the arbitration ranking is only used to resolve pending requests of the same priority level.

### 7.15.1 External interrupt inputs

The P89LPC9321 has two external interrupt inputs as well as the Keypad Interrupt function. The two interrupt inputs are identical to those present on the standard 80C51 microcontrollers.

These external interrupts can be programmed to be level-triggered or edge-triggered by setting or clearing bit IT1 or IT0 in Register TCON.

In edge-triggered mode, if successive samples of the  $\overline{\text{INTn}}$  pin show a HIGH in one cycle and a LOW in the next cycle, the interrupt request flag IEn in TCON is set, causing an interrupt request.

If an external interrupt is enabled when the P89LPC9321 is put into Power-down or Idle mode, the interrupt will cause the processor to wake-up and resume operation. Refer to [Section 7.18 "Power reduction modes"](#) for details.