



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# P89LPC980/982/983/985

**8-bit microcontroller with accelerated two-clock 80C51 core,  
4 kB/8 kB wide-voltage byte-erasable flash with 10-bit ADC**

Rev. 4 — 15 June 2010

Product data sheet

## 1. General description

The P89LPC980/982/983/985 is a single-chip microcontroller, available in low cost packages, based on a high performance processor architecture that executes instructions in two to four clocks, six times the rate of standard 80C51 devices. Many system-level functions have been incorporated into the P89LPC980/982/983/985 in order to reduce component count, board space, and system cost.

## 2. Features and benefits

### 2.1 Principal features

- 4 kB/8 kB byte-erasable flash code memory organized into 1 kB sectors and 64-byte pages. Single-byte erasing allows any byte(s) to be used as non-volatile data storage.
- 256-byte RAM data memory. Both the P89LPC982 and the P89LPC985 also include a 256-byte auxiliary on-chip RAM.
- 8-input multiplexed 10-bit ADC (P89LPC985, 4-input multiplexed 10-bit ADC on P89LPC983) with window comparator that can generate an interrupt for in or out of range results. Two analog comparators with selectable inputs and reference source.
- Five 16-bit counter/timers (each may be configured to toggle a port output upon timer overflow or to become a PWM output).
- A 23-bit system timer that can also be used as a real-time clock consisting of a 7-bit prescaler and a programmable and readable 16-bit timer.
- Enhanced UART with a fractional baud rate generator, break detect, framing error detection, and automatic address detection; 400 kHz byte-wide I<sup>2</sup>C-bus communication port and SPI communication port.
- High-accuracy internal RC oscillator option 7.373 MHz calibrated to  $\pm 1\%$ , with clock doubler option, allows operation without external oscillator components. The RC oscillator option is selectable and fine tunable.
- Watchdog timer with separate on-chip oscillator, nominal 400 kHz/25 kHz, calibrated to  $\pm 10\%$  at 400 kHz, requiring no external components. The watchdog prescaler is selectable from eight values.
- Pin remap for UART, I<sup>2</sup>C-bus and SPI.
- 2.4 V to 5.5 V V<sub>DD</sub> operating range.
- Enhanced low voltage (brownout) detect allows a graceful system shutdown when power fails.
- 28-pin TSSOP and PLCC packages with 23 I/O pins minimum and up to 26 I/O pins while using on-chip oscillator and reset options.

## 2.2 Additional features

- A high performance 80C51 CPU provides instruction cycle times of 111 ns to 222 ns for all instructions except multiply and divide when executing at 18 MHz. This is six times the performance of the standard 80C51 running at the same clock frequency. A lower clock frequency for the same performance results in power savings and reduced EMI.
- Serial flash In-Circuit Programming (ICP) allows simple production coding with commercial EPROM programmers. Flash security bits prevent reading of sensitive application programs.
- Serial flash In-System Programming (ISP) allows coding while the device is mounted in the end application.
- In-Application Programming (IAP) of the flash code memory. This allows changing the code in a running application.
- Clock switching on the fly among internal RC oscillator, watchdog oscillator, external clock source provides optimal support of minimal power active mode with fast switching to maximum performance.
- Idle and two different power-down reduced power modes. Improved wake-up from Power-down mode (a LOW interrupt input starts execution). Typical power-down current is 1 µA (total power-down with voltage comparators disabled).
- Integrated PMU (Power Management Unit) automatically adjusts internal regulators to minimize power consumption during Idle mode, Power-down mode and Total power-down mode. In addition, the power consumption can be further reduced in Normal or Idle mode through configuring regulators modes according to the applications.
- Active-LOW reset. On-chip power-on reset allows operation without external reset components. A software reset function is also available.
- Configurable on-chip oscillator with frequency range options selected by user programmed flash configuration bits. Oscillator options support frequencies from 20 kHz to the maximum operating frequency of 18 MHz.
- Oscillator fail detect. The watchdog timer has a separate fully on-chip oscillator allowing it to perform an oscillator fail detect function.
- Programmable port output configuration options: quasi-bidirectional, open drain, push-pull, input-only.
- High current sourcing/sinking (20 mA) on eight I/O pins (P0.3 to P0.7, P1.4, P1.6, P1.7). All other port pins have high sinking capability (20 mA). A maximum limit is specified for the entire chip.
- Port 'input pattern match' detect. Port 0 may generate an interrupt when the value of the pins match or do not match a programmable pattern.
- Controlled slew rate port outputs to reduce EMI. Outputs have approximately 10 ns minimum ramp times.
- Only power and ground connections are required to operate the P89LPC980/982/983/985 when internal reset option is selected.
- Four interrupt priority levels.
- Eight keypad interrupt inputs, plus two additional external interrupt inputs.
- Schmitt trigger port inputs.
- Second data pointer.
- Emulation support.

### 3. Ordering information

**Table 1. Ordering information**

<b>Type number</b>	<b>Package</b>		
	<b>Name</b>	<b>Description</b>	<b>Version</b>
P89LPC980FDH	TSSOP28	plastic thin shrink small outline package; 28 leads; body width 4.4 mm	SOT361-1
P89LPC982FA	PLCC28	plastic leaded chip carrier; 28 leads	SOT261-2
P89LPC982FDH	TSSOP28	plastic thin shrink small outline package; 28 leads; body width 4.4 mm	SOT361-1
P89LPC983FDH	TSSOP28	plastic thin shrink small outline package; 28 leads; body width 4.4 mm	SOT361-1
P89LPC985FA	PLCC28	plastic leaded chip carrier; 28 leads	SOT261-2
P89LPC985FDH	TSSOP28	plastic thin shrink small outline package; 28 leads; body width 4.4 mm	SOT361-1

#### 3.1 Ordering options

**Table 2. Ordering options**

<b>Type number</b>	<b>Flash memory</b>	<b>Temperature range</b>	<b>Frequency</b>
P89LPC980FDH	4 kB	–40 °C to +85 °C	0 MHz to 18 MHz
P89LPC982FA	8 kB	–40 °C to +85 °C	0 MHz to 18 MHz
P89LPC982FDH	8 kB	–40 °C to +85 °C	0 MHz to 18 MHz
P89LPC983FDH	4 kB	–40 °C to +85 °C	0 MHz to 18 MHz
P89LPC985FA	8 kB	–40 °C to +85 °C	0 MHz to 18 MHz
P89LPC985FDH	8 kB	–40 °C to +85 °C	0 MHz to 18 MHz

## 4. Block diagram





Fig 1. P89LPC980/982 block diagram




002aae533

(1) Only on the P89LPC985.


**Fig 2. P89LPC983/985 block diagram**

## 5. Functional diagram



(1) For pin remap

**Fig 3. P89LPC980/982 Functional diagram**





(1) For pin remap

(2) Only on the P89LPC985

**Fig 4. P89LPC983/985 Functional diagram**

## 6. Pinning information

### 6.1 Pinning






Fig 7. P89LPC982 PLCC28 pin configuration




Fig 8. P89LPC985 PLCC28 pin configuration

## 6.2 Pin description

**Table 3. Pin description**

Symbol	Pin	Type	Description
	PLCC28, TSSOP28		
P0.0 to P0.7	I/O		<p><b>Port 0:</b> Port 0 is an 8-bit I/O port with a user-configurable output type. During reset Port 0 latches are configured in the input only mode with the internal pull-up disabled. The operation of Port 0 pins as inputs and outputs depends upon the port configuration selected. Each port pin is configured independently. Refer to <a href="#">Section 7.16.1 “Port configurations”</a> and <a href="#">Table 13 “Static characteristics”</a> for details.</p> <p>The Keypad Interrupt feature operates with Port 0 pins.</p> <p>All pins have Schmitt trigger inputs.</p> <p>Port 0 also provides various special functions as described below:</p>
P0.0/CMP2/KBI0/ AD05/SPICLK	3	I/O	<b>P0.0</b> — Port 0 bit 0.
	O		<b>CMP2</b> — Comparator 2 output
	I		<b>KBI0</b> — Keyboard input 0.
	I		<b>AD05</b> — ADC0 channel 5 analog input. (P89LPC985)
	I/O		<b>SPICLK</b> — SPI clock. When configured as master, this pin is output; when configured as slave, this pin is input. (pin remap)
P0.1/CIN2B/ KBI1/AD00	26	I/O	<b>P0.1</b> — Port 0 bit 1.
	I		<b>CIN2B</b> — Comparator 2 positive input B.
	I		<b>KBI1</b> — Keyboard input 1.
	I		<b>AD00</b> — ADC0 channel 0 analog input. (P89LPC983/985)
P0.2/CIN2A/ KBI2/AD01	25	I/O	<b>P0.2</b> — Port 0 bit 2.
	I		<b>CIN2A</b> — Comparator 2 positive input A.
	I		<b>KBI2</b> — Keyboard input 2.
	I		<b>AD01</b> — ADC0 channel 1 analog input. (P89LPC983/985)
P0.3/CIN1B/ KBI3/AD02/T2	24	I/O	<b>P0.3</b> — Port 0 bit 3. High current source.
	I		<b>CIN1B</b> — Comparator 1 positive input B.
	I		<b>KBI3</b> — Keyboard input 3.
	I		<b>AD02</b> — ADC0 channel 2 analog input. (P89LPC983/985)
	I/O		<b>T2</b> — Timer/counter 2 external count input or overflow output.
P0.4/CIN1A/ KBI4/AD03	23	I/O	<b>P0.4</b> — Port 0 bit 4. High current source.
	I		<b>CIN1A</b> — Comparator 1 positive input A.
	I		<b>KBI4</b> — Keyboard input 4.
	I		<b>AD03</b> — ADC0 channel 3 analog input. (P89LPC983/985)
P0.5/CMPREF/ KBI5/T3	22	I/O	<b>P0.5</b> — Port 0 bit 5. High current source.
	I		<b>CMPREF</b> — Comparator reference (negative) input.
	I		<b>KBI5</b> — Keyboard input 5.
	I/O		<b>T3</b> — Timer/counter 3 external count input or overflow output.

**Table 3.** Pin description ...continued

Symbol	Pin	Type	Description
	PLCC28, TSSOP28		
P0.6/CMP1/KBI6	20	I/O	<b>P0.6</b> — Port 0 bit 6. High current source.  O <b>CMP1</b> — Comparator 1 output.  I <b>KBI6</b> — Keyboard input 6.
P0.7/KBI7/T1	19	I/O	<b>P0.7</b> — Port 0 bit 7. High current source.  I/O <b>T1</b> — Timer/counter 1 external count input or overflow output.  I <b>KBI7</b> — Keyboard input 7.
P1.0 to P1.7		I/O, I [1]	<b>Port 1:</b> Port 1 is an 8-bit I/O port with a user-configurable output type, except for three pins as noted below. During reset Port 1 latches are configured in the input only mode with the internal pull-up disabled. The operation of the configurable Port 1 pins as inputs and outputs depends upon the port configuration selected. Each of the configurable port pins are programmed independently. Refer to <a href="#">Section 7.16.1 "Port configurations"</a> and <a href="#">Table 13 "Static characteristics"</a> for details. P1.2 to P1.3 are open drain when used as outputs. P1.5 is input only.  All pins have Schmitt trigger inputs.  Port 1 also provides various special functions as described below:
P1.0/TXD	18	I/O	<b>P1.0</b> — Port 1 bit 0.  O <b>TXD</b> — Transmitter output for serial port.
P1.1/RXD/T2EX	17	I/O	<b>P1.1</b> — Port 1 bit 1.  I <b>RXD</b> — Receiver input for serial port.  I <b>T2EX</b> — Timer/counter 2 external capture input.
P1.2/SCL/T0	12	I/O	<b>P1.2</b> — Port 1 bit 2 (open-drain when used as output).  I/O <b>T0</b> — Timer/counter 0 external count input or overflow output (open-drain when used as output).  I/O <b>SCL</b> — I <sup>2</sup> C-bus serial clock input/output.
P1.3/INT0/SDA/ T4	11	I/O	<b>P1.3</b> — Port 1 bit 3 (open-drain when used as output).  I <b>INT0</b> — External interrupt 0 input.  I/O <b>SDA</b> — I <sup>2</sup> C-bus serial data input/output.  I/O <b>T4</b> — Timer/counter 4 external count input or overflow output.
P1.4/INT1/T4EX/ SS	10	I/O	<b>P1.4</b> — Port 1 bit 4. High current source.  I <b>INT1</b> — External interrupt 1 input.  I <b>T4EX</b> — Timer/counter 4 external capture input.  I <b>SS</b> — SPI Slave select. (pin remap)
P1.5/RST	6	I	<b>P1.5</b> — Port 1 bit 5 (input only).  I <b>RST</b> — External Reset input during power-on or if selected via UCFG1. When functioning as a reset input, a LOW on this pin resets the microcontroller, causing I/O ports and peripherals to take on their default states, and the processor begins execution at address 0. Also used during a power-on sequence to force ISP mode.
P1.6/MISO	5	I/O	<b>P1.6</b> — Port 1 bit 6. High current source.  I/O <b>MISO</b> — SPI master in slave out. When configured as master, this pin is input, when configured as slave, this pin is output. (pin remap)

**Table 3.** Pin description ...*continued*

Symbol	Pin	Type	Description
	PLCC28, TSSOP28		
P1.7/AD04/T3EX/ MOSI	4	I/O	<b>P1.7</b> — Port 1 bit 7. High current source.
		I	<b>AD04</b> — ADC0 channel 4 analog input. (P89LPC985)
		I	<b>T3EX</b> — Timer/counter 3 external capture input.
		I/O	<b>MOSI</b> — SPI master out slave in. When configured as master, this pin is output; when configured as slave, this pin is input. (pin remap)
P2.0 to P2.7		I/O	<b>Port 2:</b> Port 2 is an 8-bit I/O port with a user-configurable output type. During reset Port 2 latches are configured in the input only mode with the internal pull-up disabled. The operation of Port 2 pins as inputs and outputs depends upon the port configuration selected. Each port pin is configured independently. Refer to <a href="#">Section 7.16.1 “Port configurations”</a> and <a href="#">Table 13 “Static characteristics”</a> for details. All pins have Schmitt trigger inputs. Port 2 also provides various special functions as described below:
P2.0/AD07/TXD	1	I/O	<b>P2.0</b> — Port 2 bit 0.
		I	<b>AD07</b> — ADC0 channel 7 analog input. (P89LPC985)
		O	<b>TXD</b> — Transmitter output for serial port. (pin remap)
P2.1/AD06/RXD	2	I/O	<b>P2.1</b> — Port 2 bit 1.
		I	<b>AD06</b> — ADC0 channel 6 analog input. (P89LPC985)
		I	<b>RXD</b> — Receiver input for serial port. (pin remap)
P2.2/MOSI	13	I/O	<b>P2.2</b> — Port 2 bit 2.
		I/O	<b>MOSI</b> — SPI master out slave in. When configured as master, this pin is output; when configured as slave, this pin is input.
P2.3/MISO	14	I/O	<b>P2.3</b> — Port 2 bit 3.
		I/O	<b>MISO</b> — SPI master in slave out. When configured as master, this pin is input, when configured as slave, this pin is output.
P2.4/SS	15	I/O	<b>P2.4</b> — Port 2 bit 4.
		I	<b>SS</b> — SPI Slave select.
P2.5/SPICLK	16	I/O	<b>P2.5</b> — Port 2 bit 5.
		I/O	<b>SPICLK</b> — SPI clock. When configured as master, this pin is output; when configured as slave, this pin is input.
P2.6/SCL	27	I/O	<b>P2.6</b> — Port 2 bit 6.
		I/O	<b>SCL</b> — I <sup>2</sup> C-bus serial clock input/output. (pin remap)
P2.7/SDA	28	I/O	<b>P2.7</b> — Port 2 bit 7.
		I/O	<b>SDA</b> — I <sup>2</sup> C-bus serial data input/output. (pin remap)
P3.0 to P3.1		I/O	<b>Port 3:</b> Port 3 is a 2-bit I/O port with a user-configurable output type. During reset Port 3 latches are configured in the input only mode with the internal pull-up disabled. The operation of Port 3 pins as inputs and outputs depends upon the port configuration selected. Each port pin is configured independently. Refer to <a href="#">Section 7.16.1 “Port configurations”</a> and <a href="#">Table 13 “Static characteristics”</a> for details. All pins have Schmitt trigger inputs. Port 3 also provides various special functions as described below:

**Table 3.** Pin description ...*continued*

Symbol	Pin	Type	Description
	PLCC28, TSSOP28		
P3.0/XTAL2/ CLKOUT	9	I/O	<p><b>P3.0</b> — Port 3 bit 0.</p> <ul style="list-style-type: none"> <li>○ <b>XTAL2</b> — Output from the oscillator amplifier (when a crystal oscillator option is selected via the flash configuration).</li> <li>○ <b>CLKOUT</b> — CPU clock divided by 2 when enabled via SFR bit (ENCLK -TRIM.6). It can be used if the CPU clock is the internal RC oscillator, watchdog oscillator or external clock input, except when XTAL1/XTAL2 are used to generate clock source for the RTC/system timer.</li> </ul>
P3.1/XTAL1	8	I/O	<p><b>P3.1</b> — Port 3 bit 1.</p> <ul style="list-style-type: none"> <li>○ <b>XTAL1</b> — Input to the oscillator circuit and internal clock generator circuits (when selected via the flash configuration). It can be a port pin if internal RC oscillator or watchdog oscillator is used as the CPU clock source, <b>and</b> if XTAL1/XTAL2 are not used to generate the clock for the RTC/system timer.</li> </ul>
V <sub>SS</sub>	7	I	<b>Ground:</b> 0 V reference.
V <sub>DD</sub>	21	I	<b>Power supply:</b> This is the power supply voltage for normal operation as well as Idle and Power-down modes.

[1] Input/output for P1.0 to P1.4, P1.6, P1.7. Input for P1.5.

## 7. Functional description

**Remark:** Please refer to the P89LPC980/982/983/985 *User manual* for a more detailed functional description.

### 7.1 Special function registers

**Remark:** SFR accesses are restricted in the following ways:

- User must **not** attempt to access any SFR locations not defined.
- Accesses to any defined SFR locations must be strictly for the functions for the SFRs.
- SFR bits labeled ‘-’, ‘0’ or ‘1’ can **only** be written and read as follows:
  - ‘-’ Unless otherwise specified, **must** be written with ‘0’, but can return any value when read (even if it was written with ‘0’). It is a reserved bit and may be used in future derivatives.
  - ‘0’ **must** be written with ‘0’, and will return a ‘0’ when read.
  - ‘1’ **must** be written with ‘1’, and will return a ‘1’ when read.

**Table 4. Special function registers - P89LPC980/982**

\* indicates SFRs that are bit addressable.

Name	Description	SFR addr.	Bit functions and addresses								Reset value	
			MSB								LSB	Hex
Bit address			E7	E6	E5	E4	E3	E2	E1	E0		
ACC*	Accumulator	E0H									00	0000 0000
AUXR1	Auxiliary function register	A2H	CLKLP	EBRR	ENT1	ENT0	SRST	0	-	DPS	00	0000 00x0
Bit address			F7	F6	F5	F4	F3	F2	F1	F0		
B*	B register	F0H									00	0000 0000
BRGR0 <sup>[1]</sup>	Baud rate generator 0 rate low	BEH									00	0000 0000
BRGR1 <sup>[1]</sup>	Baud rate generator 0 rate high	BFH									00	0000 0000
BRGCON	Baud rate generator 0 control	BDH	-	-	-	-	-	-	-	SBRGS	BRGEN	00 <sup>[1]</sup> xxxx xx00
CMP1	Comparator 1 control register	ACH	-	-	CE1	CP1	CN1	OE1	CO1	CMF1	00 <sup>[2]</sup>	xx00 0000
CMP2	Comparator 2 control register	ADH	-	-	CE2	CP2	CN2	OE2	CO2	CMF2	00 <sup>[2]</sup>	xx00 0000
DIVM	CPU clock divide-by-M control	95H									00	0000 0000
DPTR	Data pointer (2 bytes)											
DPH	Data pointer high	83H									00	0000 0000
DPL	Data pointer low	82H									00	0000 0000
FMADR <sup>H</sup>	Program flash address high	E7H									00	0000 0000
FMADR <sup>L</sup>	Program flash address low	E6H									00	0000 0000

Table 4. Special function registers - P89LPC980/982 ...continued

\* indicates SFRs that are bit addressable.

Name	Description	SFR addr.	Bit functions and addresses								Reset value	
			MSB								LSB	Hex
FMCON	Program flash control (Read)	E4H	BUSY	-	-	-	HVA	HVE	SV	OI	70	0111 0000
	Program flash control (Write)	E4H	FMCMD.7	FMCMD.6	FMCMD.5	FMCMD.4	FMCMD.3	FMCMD.2	FMCMD.1	FMCMD.0		
FMDATA	Program flash data	E5H									00	0000 0000
I2ADR	I <sup>2</sup> C-bus slave address register	DBH	I2ADR.6	I2ADR.5	I2ADR.4	I2ADR.3	I2ADR.2	I2ADR.1	I2ADR.0	GC	00	0000 0000
Bit address			DF	DE	DD	DC	DB	DA	D9	D8		
I2CON*	I <sup>2</sup> C-bus control register	D8H	-	I2EN	STA	STO	SI	AA	-	CRSEL	00	x000 00x0
I2DAT	I <sup>2</sup> C-bus data register	DAH										
I2SCLH	Serial clock generator/SCL duty cycle register high	DDH									00	0000 0000
I2SCLL	Serial clock generator/SCL duty cycle register low	DCH									00	0000 0000
I2STAT	I <sup>2</sup> C-bus status register	D9H	STA.4	STA.3	STA.2	STA.1	STA.0	0	0	0	F8	1111 1000
Bit address			AF	AE	AD	AC	AB	AA	A9	A8		
IEN0*	Interrupt enable 0	A8H	EA	EWDRT	EBO	ES/ESR	ET1	EX1	ET0	EX0	00	0000 0000
Bit address			EF	EE	ED	EC	EB	EA	E9	E8		
IEN1*	Interrupt enable 1	E8H	-	EST	-	EXTIM	ESPI	EC	EKBI	EI2C	00 <sup>[2]</sup>	00x0 0000
Bit address			BF	BE	BD	BC	BB	BA	B9	B8		
IP0*	Interrupt priority 0	B8H	-	PWDRT	PBO	PS/PSR	PT1	PX1	PT0	PX0	00 <sup>[2]</sup>	x000 0000
IP0H	Interrupt priority 0 high	B7H	-	PWDRTH	PBOH	PSH/PSRH	PT1H	PX1H	PT0H	PX0H	00 <sup>[2]</sup>	x000 0000
Bit address			FF	FE	FD	FC	FB	FA	F9	F8		
IP1*	Interrupt priority 1	F8H	-	PST	-	PXTIM	PSPI	PC	PKBI	PI2C	00 <sup>[2]</sup>	00x0 0000

**Table 4. Special function registers - P89LPC980/982 ...continued**

\* indicates SFRs that are bit addressable.

Name	Description	SFR addr.	Bit functions and addresses								Reset value	
			MSB								LSB	Hex
IP1H	Interrupt priority 1 high	F7H	-	PSTH	-	PXTIMH	PSPIH	PCH	PKBIH	PI2CH	00 <sup>[2]</sup>	00x0 0000
KBCON	Keypad control register	94H	-	-	-	-	-	-	PATN_SEL	KBIF	00 <sup>[2]</sup>	xxxx xx00
KBMASK	Keypad interrupt mask register	86H									00	0000 0000
KBPATN	Keypad pattern register	93H									FF	1111 1111
	Bit address		87	86	85	84	83	82	81	80		
P0*	Port 0	80H	T1/KB7	CMP1 /KB6	CMPREF /KB5/T3	CIN1A /KB4	CIN1B /KB3/T2	CIN2A /KB2	CIN2B /KB1	CMP2 /KB0		[2]
	Bit address		97	96	95	94	93	92	91	90		
P1*	Port 1	90H	T3EX	-	$\overline{RST}$	$\overline{INT1/T4E}$ X	$\overline{INT0/SDA}$ /T4	T0/SCL	RXD/T2EX	TXD		[2]
	Bit address		A7	A6	A5	A4	A3	A2	A1	A0		
P2*	Port 2	A0H	-	-	SPICLK	$\overline{SS}$	MISO	MOSI	-	-		[2]
	Bit address		B7	B6	B5	B4	B3	B2	B1	B0		
P3*	Port 3	B0H	-	-	-	-	-	-	XTAL1	XTAL2		[2]
P0M1	Port 0 output mode 1	84H	(P0M1.7)	(P0M1.6)	(P0M1.5)	(P0M1.4)	(P0M1.3)	(P0M1.2)	(P0M1.1)	(P0M1.0)	FF <sup>[2]</sup>	1111 1111
P0M2	Port 0 output mode 2	85H	(P0M2.7)	(P0M2.6)	(P0M2.5)	(P0M2.4)	(P0M2.3)	(P0M2.2)	(P0M2.1)	(P0M2.0)	00 <sup>[2]</sup>	0000 0000
P1M1	Port 1 output mode 1	91H	(P1M1.7)	(P1M1.6)	-	(P1M1.4)	(P1M1.3)	(P1M1.2)	(P1M1.1)	(P1M1.0)	D3 <sup>[2]</sup>	11x1 xx11
P1M2	Port 1 output mode 2	92H	(P1M2.7)	(P1M2.6)	-	(P1M2.4)	(P1M2.3)	(P1M2.2)	(P1M2.1)	(P1M2.0)	00 <sup>[2]</sup>	00x0 xx00
P2M1	Port 2 output mode 1	A4H	(P2M1.7)	(P2M1.6)	(P2M1.5)	(P2M1.4)	(P2M1.3)	(P2M1.2)	(P2M1.1)	(P2M1.0)	FF <sup>[2]</sup>	1111 1111
P2M2	Port 2 output mode 2	A5H	(P2M2.7)	(P2M2.6)	(P2M2.5)	(P2M2.4)	(P2M2.3)	(P2M2.2)	(P2M2.1)	(P2M2.0)	00 <sup>[2]</sup>	0000 0000

Table 4. Special function registers - P89LPC980/982 ...continued

\* indicates SFRs that are bit addressable.

Name	Description	SFR addr.	Bit functions and addresses									Reset value	
			MSB						LSB			Hex	Binary
P3M1	Port 3 output mode 1	B1H	-	-	-	-	-	-	(P3M1.1)	(P3M1.0)	03 <sup>[2]</sup>	xxxx xx11	
P3M2	Port 3 output mode 2	B2H	-	-	-	-	-	-	(P3M2.1)	(P3M2.0)	00 <sup>[2]</sup>	xxxx xx00	
PCON	Power control register	87H	SMOD1	SMOD0	-	BOI	GF1	GF0	PMOD1	PMOD0	00	0000 0000	
PCONA	Power control register A	B5H	RTCPD	-	VCPD	-	I2PD	SPPD	SPD	-	00 <sup>[2]</sup>	0000 0000	
PINCON	Pin remap control register	CFH	-	-	-	-	-	UART	SPI	I2C	00 <sup>[2]</sup>	0000 0000	
PMUCON	Power Management Unit control register	FAH	LPMOD	-	-	-	-	-	-	HCOK		0xxx xxx1	
Bit address			D7	D6	D5	D4	D3	D2	D1	D0			
PSW*	Program status word	D0H	CY	AC	F0	RS1	RS0	OV	F1	P	00	0000 0000	
PT0AD	Port 0 digital input disable	F6H	-	-	PT0AD.5	PT0AD.4	PT0AD.3	PT0AD.2	PT0AD.1	-	00	xx00 000x	
PWMD2H	PWM Free Cycle Register 2 High Byte	AEH									00	0000 0000	
PWMD2L	PWM Free Cycle Register 2 Low Byte	AFH									00	0000 0000	
PWMD3H	PWM Free Cycle Register 3 High Byte	E9H									00	0000 0000	
PWMD3L	PWM Free Cycle Register 3 Low Byte	EAH									00	0000 0000	
PWMD4H	PWM Free Cycle Register 4 High Byte	AAH									00	0000 0000	

**Table 4. Special function registers - P89LPC980/982 ...continued**

\* indicates SFRs that are bit addressable.

Name	Description	SFR addr.	Bit functions and addresses								Reset value	
			MSB								LSB	Hex
PWMD4L	PWM Free Cycle Register 4 Low Byte	ABH									00	0000 0000
RCAP2H	Capture Register 2 High Byte	FCH									00	0000 0000
RCAP2L	Capture Register 2 Low Byte	FBH									00	0000 0000
RCAP3H	Capture Register 3 High Byte	ECH									00	0000 0000
RCAP3L	Capture Register 3 Low Byte	EBH									00	0000 0000
RCAP4H	Capture Register 4 High Byte	CAH									00	0000 0000
RCAP4L	Capture Register 4 Low Byte	C9H									00	0000 0000
RSTSRC	Reset source register	DFH	-	BOIF	BORF	POF	R_KB	R_WD	R_SF	R_EX	[3]	
RTCCON	RTC control	D1H	RTCF	RTCS1	RTCS0	-	-	-	ERTC	RTCEN	60[2][4]	011x xx00
RTCH	RTC register high	D2H									00[4]	0000 0000
RTCL	RTC register low	D3H									00[4]	0000 0000
SADDR	Serial port address register	A9H									00	0000 0000
SADEN	Serial port address enable	B9H									00	0000 0000
SBUF	Serial Port data buffer register	99H									xx	xxxx xxxx
Bit address			9F	9E	9D	9C	9B	9A	99	98		
SCON*	Serial port control	98H	SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI	00	0000 0000
SSTAT	Serial port extended status register	BAH	DBMOD	INTLO	CIDIS	DBISEL	FE	BR	OE	STINT	00	0000 0000
SP	Stack pointer	81H									07	0000 0111

**Table 4. Special function registers - P89LPC980/982 ...continued**

\* indicates SFRs that are bit addressable.

Name	Description	SFR addr.	Bit functions and addresses								Reset value	
			MSB								LSB	Hex
SPCTL	SPI control register	E2H	SSIG	SPEN	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	04	0000 0100
SPSTAT	SPI status register	E1H	SPIF	WCOL	-	-	-	-	-	-	00	00xx xxxx
SPDAT	SPI data register	E3H									00	0000 0000
TAMOD	Timer 0 and 1 auxiliary mode	8FH	-	-	-	T1M2	-	-	-	T0M2	00	xxx0 xxx0
Bit address			8F	8E	8D	8C	8B	8A	89	88		
TCON*	Timer 0 and 1 control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00	0000 0000
TH0	Timer 0 high	8CH									00	0000 0000
TH1	Timer 1 high	8DH									00	0000 0000
TL0	Timer 0 low	8AH									00	0000 0000
TL1	Timer 1 low	8BH									00	0000 0000
TMOD	Timer 0 and 1 mode	89H	T1GATE	T1C/T	T1M1	T1M0	T0GATE	T0C/T	T0M1	T0M0	00	0000 0000
T2CON	Timer/Counter 2 Control	FFH	PSEL2	ENT2	TIEN2	PWM2	EXEN2	TR2	C/NT2	CP/NRL2	00	0000 0000
TH2	Timer/Counter 2 High Byte	FEH									00	0000 0000
TL2	Timer/Counter 2 Low Byte	FDH									00	0000 0000
T3CON	Timer/Counter 3 Control	EFH	PSEL3	ENT3	TIEN3	PWM3	EXEN3	TR3	C/NT3	CP/NRL3	00	0000 0000
TH3	Timer/Counter 3 High Byte	EEH									00	0000 0000
TL3	Timer/Counter 3 Low Byte	EDH									00	0000 0000
T4CON	Timer/Counter 2 Control	CDH	PSEL4	ENT4	TIEN4	PWM4	EXEN4	TR4	C/NT4	CP/NRL4	00	0000 0000
TH4	Timer/Counter 4 High Byte	CCH									00	0000 0000

**Table 4. Special function registers - P89LPC980/982 ...continued**

\* indicates SFRs that are bit addressable.

Name	Description	SFR addr.	Bit functions and addresses								Reset value	
			MSB								LSB	Hex
TL4	Timer/Counter 4 Low Byte	CBH									00	0000 0000
TINTF	Timer/Counters 2/3/4 Overflow and External Flags	CEH	-	-	TF4	EXF4	TF3	EXF3	TF2	EXF2	00	0000 0000
TRIM	Internal oscillator trim register	96H	RCCLK	ENCLK	TRIM.5	TRIM.4	TRIM.3	TRIM.2	TRIM.1	TRIM.0	[4][5]	
WDCON	Watchdog control register	A7H	PRE2	PRE1	PRE0	-	-	WDRUN	WDTOF	WDCLK	[4][6]	
WDL	Watchdog load	C1H									FF	1111 1111
WFEED1	Watchdog feed 1	C2H										
WFEED2	Watchdog feed 2	C3H										

- [1] BRGR1 and BRGR0 must only be written if BRGEN in BRGCON SFR is logic 0. If any are written while BRGEN = 1, the result is unpredictable.
- [2] All ports are in input only (high-impedance) state after power-up.
- [3] The RSTSRC register reflects the cause of the P89LPC980/982/983/985 reset except BOIF bit. Upon a power-up reset, all reset source flags are cleared except POF and BOF; the power-on reset value is x011 0000.
- [4] The only reset sources that affect these SFRs are power-on reset and watchdog reset.
- [5] On power-on reset and watchdog reset, the TRIM SFR is initialized with a factory preprogrammed value. Other resets will not cause initialization of the TRIM register.
- [6] After reset, the value is 1110 01x1, i.e., PRE2 to PRE0 are all logic 1, WDRUN = 1 and WDCLK = 1. WDTOF bit is logic 1 after watchdog reset and is logic 0 after power-on reset. Other resets will not affect WDTOF.

**Table 5. Extended special function registers - P89LPC980/982<sup>[1]</sup>**

Name	Description	SFR addr.	Bit functions and addresses									Reset value	
			MSB						LSB			Hex	Binary
BODCFG	BOD configuration register	FFC8H	-	-	-	-	-	-	BOICFG2	BOICFG1	BOICFG0	[2]	
CLKCON	CLOCK Control register	FFDEH	CLKOK	-	WDMOD	XTALWD	CLKDBL	FOSC2	FOSC1	FOSC0	[3]	1000 xxxx	
CMPREF	Comparator reference register	FFCBH	-	REFS5	REFS4	REFS3	-	REFS2	REFS1	REFS0	00	0000 0000	
RTCDATH	Real-time clock data register high	FFBFH									00	0000 0000	
RTCDATL	Real-time clock data register low	FFBEH									00	0000 0000	

- [1] Extended SFRs are physically located on-chip but logically located in external data memory address space (XDATA). The MOVX A,@DPTR and MOVX @DPTR,A instructions are used to access these extended SFRs.
- [2] The BOICFG2/1/0 will be copied from UCFG1.5 to UCFG1.3 when power-on reset.
- [3] CLKCON register reset value comes from UCFG1. The reset value of CLKCON.2 to CLKCON.0 come from UCFG1.2 to UCFG1.0 and reset value of CLKDBL bit comes from UCFG1.7.

**Table 6. Special function registers - P89LPC983/985**

\* indicates SFRs that are bit addressable.

Name	Description	SFR addr.	Bit functions and addresses								Reset value		
			MSB								LSB	Hex	Binary
			E7	E6	E5	E4	E3	E2	E1	E0			
ACC*	Accumulator	E0H									00	0000 0000	
AD0CON	A/D control register 0	97H	ENBI0	ENADC10	TMM10	EDGE0	ADCI0	ENADC0	ADCS01	ADCS00	00	0000 0000	
AD0INS	A/D input select	A3H	AIN07	AIN06	AIN05	AIN04	AIN03	AIN02	AIN01	AIN00	00	0000 0000	
AD0MODA	A/D mode register A	C0H	BNDI0	BURST0	SCC0	SCAN0	-	-	-	-	00	0000 0000	
AD0MODB	A/D mode register B	A1H	CLK2	CLK1	CLK0	INBND0	-	-	BSA0	FCIIS	00	000x 0000	
AUXR1	Auxiliary function register	A2H	CLKLP	EBRR	ENT1	ENT0	SRST	0	-	DPS	00	0000 00x0	
Bit address			F7	F6	F5	F4	F3	F2	F1	F0			
B*	B register	F0H									00	0000 0000	
BRGR0 <sup>[1]</sup>	Baud rate generator 0 rate low	BEH									00	0000 0000	
BRGR1 <sup>[1]</sup>	Baud rate generator 0 rate high	BFH									00	0000 0000	
BRGCON	Baud rate generator 0 control	BDH	-	-	-	-	-	-	SBRGS	BRGEN	00 <sup>[1]</sup>	xxxx xx00	
CMP1	Comparator 1 control register	ACH	-	-	CE1	CP1	CN1	OE1	CO1	CMF1	00 <sup>[2]</sup>	xx00 0000	
CMP2	Comparator 2 control register	ADH	-	-	CE2	CP2	CN2	OE2	CO2	CMF2	00 <sup>[2]</sup>	xx00 0000	
DIVM	CPU clock divide-by-M control	95H									00	0000 0000	
DPTR	Data pointer (2 bytes)												
DPH	Data pointer high	83H									00	0000 0000	

**Table 6. Special function registers - P89LPC983/985 ...continued**

\* indicates SFRs that are bit addressable.

Name	Description	SFR addr.	Bit functions and addresses								Reset value	
			MSB								LSB	Hex
DPL	Data pointer low	82H									00	0000 0000
FMADRH	Program flash address high	E7H									00	0000 0000
FMADRL	Program flash address low	E6H									00	0000 0000
FMCON	Program flash control (Read)	E4H	BUSY	-	-	-	HVA	HVE	SV	OI	70	0111 0000
	Program flash control (Write)	E4H	FMCMD.7	FMCMD.6	FMCMD.5	FMCMD.4	FMCMD.3	FMCMD.2	FMCMD.1	FMCMD.0		
FMDATA	Program flash data	E5H									00	0000 0000
I2ADR	I <sup>2</sup> C-bus slave address register	DBH	I2ADR.6	I2ADR.5	I2ADR.4	I2ADR.3	I2ADR.2	I2ADR.1	I2ADR.0	GC	00	0000 0000
I2CON*	I <sup>2</sup> C-bus control register	D8H	Bit address	DF	DE	DD	DC	DB	DA	D9	D8	
			-	I2EN	STA	STO	SI	AA	-	CRSEL	00	x000 00x0
I2DAT	I <sup>2</sup> C-bus data register	DAH										
I2SCLH	Serial clock generator/SCL duty cycle register high	DDH									00	0000 0000
I2SCLL	Serial clock generator/SCL duty cycle register low	DCH									00	0000 0000
I2STAT	I <sup>2</sup> C-bus status register	D9H	STA.4	STA.3	STA.2	STA.1	STA.0	0	0	0	F8	1111 1000
IEN0*	Interrupt enable 0	A8H	Bit address	AF	AE	AD	AC	AB	AA	A9	A8	
			EA	EWDRT	EBO	ES/ESR	ET1	EX1	ET0	EX0	00	0000 0000
IEN1*	Interrupt enable 1	E8H	Bit address	EF	EE	ED	EC	EB	EA	E9	E8	
			EAD	EST	-	EXTIM	ESPI	EC	EKBI	EI2C	00 <sup>[2]</sup>	00x0 0000

**Table 6. Special function registers - P89LPC983/985 ...continued**

\* indicates SFRs that are bit addressable.

Name	Description	SFR addr.	Bit functions and addresses								Reset value	
			MSB								Hex	Binary
			BF	BE	BD	BC	BB	BA	B9	B8		
IP0*	Interrupt priority 0	B8H	-	PWDRT	PBO	PS/PSR	PT1	PX1	PT0	PX0	00 <sup>[2]</sup>	x000 0000
IP0H	Interrupt priority 0 high	B7H	-	PWDRTH	PBOH	PSH/PSRH	PT1H	PX1H	PT0H	PX0H	00 <sup>[2]</sup>	x000 0000
Bit address			FF	FE	FD	FC	FB	FA	F9	F8		
IP1*	Interrupt priority 1	F8H	PAD	PST	-	PXTIM	PSPI	PC	PKBI	PI2C	00 <sup>[2]</sup>	00x0 0000
IP1H	Interrupt priority 1 high	F7H	PAH	PSTH	-	PXTIMH	PSPIH	PCH	PKBIH	PI2CH	00 <sup>[2]</sup>	00x0 0000
KBCON	Keypad control register	94H	-	-	-	-	-	-	PATN_SEL	KBIF	00 <sup>[2]</sup>	xxxx xx00
KBMASK	Keypad interrupt mask register	86H									00	0000 0000
KBPATN	Keypad pattern register	93H									FF	1111 1111
Bit address			87	86	85	84	83	82	81	80		
P0*	Port 0	80H	T1/KB7	CMP1 /KB6	CMPREF /KB5/T3	CIN1A /KB4	CIN1B /KB3/T2	CIN2A /KB2	CIN2B /KB1	CMP2 /KB0	[2]	
Bit address			97	96	95	94	93	92	91	90		
P1*	Port 1	90H	T3EX	-	RST	INT1/T4E X	INT0/SDA /T4	T0/SCL	RXD/T2E X	TXD	[2]	
Bit address			A7	A6	A5	A4	A3	A2	A1	A0		
P2*	Port 2	A0H	-	-	SPICLK	SS	MISO	MOSI	-	-	[2]	
Bit address			B7	B6	B5	B4	B3	B2	B1	B0		
P3*	Port 3	B0H	-	-	-	-	-	-	XTAL1	XTAL2	[2]	
P0M1	Port 0 output mode 1	84H	(P0M1.7)	(P0M1.6)	(P0M1.5)	(P0M1.4)	(P0M1.3)	(P0M1.2)	(P0M1.1)	(P0M1.0)	FF <sup>[2]</sup>	1111 1111
P0M2	Port 0 output mode 2	85H	(P0M2.7)	(P0M2.6)	(P0M2.5)	(P0M2.4)	(P0M2.3)	(P0M2.2)	(P0M2.1)	(P0M2.0)	00 <sup>[2]</sup>	0000 0000
P1M1	Port 1 output mode 1	91H	(P1M1.7)	(P1M1.6)	-	(P1M1.4)	(P1M1.3)	(P1M1.2)	(P1M1.1)	(P1M1.0)	D3 <sup>[2]</sup>	11x1 xx11