



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



PAC5232 Data Sheet

Power Application Controller[®]

Multi-Mode Power Manager[™]

Configurable Analog Front End[™]

Application Specific Power Drivers[™]

ARM[®] Cortex[®]-M0 Controller Core

TABLE OF CONTENTS

1	GENERAL DESCRIPTION	8
2	PAC [®] FAMILY APPLICATIONS.....	9
3	PRODUCT SELECTION SUMMARY.....	10
4	ORDERING INFORMATION.....	10
5	FEATURES	11
5.1	Feature Overview	11
6	ABSOLUTE MAXIMUM RATINGS.....	12
7	ARCHITECTURAL BLOCK DIAGRAM.....	13
8	PIN CONFIGURATION.....	14
8.1	PAC5232QX Pin Configuration (51L SLP 8x8 mm Package).....	14
9	PIN DESCRIPTION.....	15
9.1	Power and Ground Pin Description.....	15
9.2	Signal Manager Pin Description.....	15
9.3	Driver Manager Pin Description	16
9.4	I/O Ports Pin Description.....	17
10	CONFIGURABLE POWER MANAGER (CPM)	19
10.1	Features	19
10.2	Functional Description.....	20
10.3	High-Voltage Supply Controller (HV-BUCK)	20
10.4	Medium-Voltage Buck Regulator (MV-BUCK)	21
10.5	Linear Regulators	21
10.6	Power-up Sequence.....	22
10.7	Hibernate Mode.....	22
10.8	Power and Temperature Monitor	23
10.9	Voltage Reference	23
10.10	Electrical Characteristics	24
10.11	Typical Performance Characteristics	27
11	CONFIGURABLE ANALOG FRONT END (CAFE).....	28
11.1	Features	28
11.2	Block Diagram	29
11.3	Functional Description.....	30

11.4	Differential Programmable Gain Amplifier (DA)	30
11.5	Single-Ended Programmable Gain Amplifier (AMP)	30
11.6	General Purpose Comparator (CMP)	30
11.7	Phase Comparator (PHC)	30
11.8	Protection Comparator (PCMP)	31
11.9	Analog Output Buffer (BUF)	31
11.10	Analog Front End I/O (AIO)	31
11.11	Push Button (PBTN)	31
11.12	HP DAC and LP DAC	31
11.13	ADC Pre-Multiplexer	32
11.14	Configurable Analog Signal Matrix (CASM)	32
11.15	Configurable Digital Signal Matrix (CDSM)	32
11.16	Low-Frequency Clock Output	32
11.17	Cycle-by-cycle Current Limit	32
11.18	Temperature Protection	33
11.19	Electrical Characteristics	34
12	APPLICATION SPECIFIC POWER DRIVERS (ASPD)	38
12.1	Features	38
12.2	Block Diagram	38
12.3	Functional Description	38
12.4	Low-Side Gate Driver	39
12.5	High-Side Gate Driver	39
12.6	Power Drivers Control	39
12.7	Gate Driver Fault Protection	40
12.8	Electrical Characteristics	40
13	ADC WITH AUTO-SAMPLING SEQUENCER	42
13.1	ADC Block Diagram	42
13.2	Functional Description	42
13.2.1	ADC	42
13.2.2	Auto-Sampling Sequencer	42
13.2.3	EMUX Control	43
13.3	Electrical Characteristics	44
14	MEMORY SYSTEM	45
14.1	Features	45
14.2	Memory System Block Diagram	45

14.3	Functional Description.....	45
14.4	Program FLASH.....	45
14.5	INFO FLASH.....	45
14.6	SRAM.....	46
14.7	SWD Protection.....	46
14.8	Electrical Characteristics.....	46
15	SYSTEM AND CLOCK CONTROL.....	47
15.1	Features.....	47
15.2	Block Diagram.....	47
15.3	Functional Description.....	48
15.3.1	Free-Running Clock (FRCLK).....	48
15.3.2	Auxiliary Clock (ACLK).....	48
15.3.3	Clock Gating.....	48
15.3.4	Ring Oscillator (ROSC).....	48
15.3.5	Trimmed 4MHz RC Oscillator.....	48
15.3.6	External Clock Input.....	48
15.3.7	PLL.....	48
15.4	Electrical Characteristics.....	49
16	ARM CORTEX [®] -M0 MCU CORE.....	50
16.1	Features.....	50
16.2	Block Diagram.....	50
16.3	Functional Description.....	50
16.4	Electrical Characteristics.....	51
16.5	Typical Performance Characteristics.....	51
17	IO CONTROLLER.....	52
17.1	Features.....	52
17.2	Block Diagram.....	52
17.3	Functional Description.....	53
17.4	Electrical Characteristics.....	53
18	SERIAL INTERFACE.....	54
18.1	Block Diagram.....	54
18.2	Functional Description.....	55
18.3	I ² C Controller.....	55
18.4	UART Controller.....	55
18.5	SPI Controller.....	55

18.6	Dynamic Characteristics	56
19	TIMERS	60
19.1	Block Diagram	60
19.2	Functional Description.....	61
19.2.1	Timer A.....	61
19.2.2	Timer B.....	61
19.2.3	Timer C.....	62
19.2.4	Timer D.....	62
19.2.5	Watchdog Timer	62
19.2.6	SOC Bus Watchdog Timer	62
19.2.7	Wake-Up Timer	62
19.2.8	Real-Time Clock.....	62
20	THERMAL CHARACTERISTICS	63
21	APPLICATION EXAMPLES	64
22	PACKAGE OUTLINE AND DIMENSIONS.....	65
22.1	51L 8x8 QFN Package Outline and Dimensions	65
23	LEGAL INFORMATION	66

LIST OF TABLES

Table 10-1 High-Voltage Buck Controller Electrical Characteristics	24
Table 10-2 Medium-Voltage Buck Controller Electrical Characteristics	25
Table 10-3 Linear Regulators Electrical Characteristics	26
Table 11-1 Differential Programmable Gain Amplifier (DA) Electrical Characteristics (AIO<5:0>)	34
Table 11-2 Single-Ended Programmable Gain Amplifier (AMP) Electrical Characteristics (AIO<9:6>)	34
Table 11-3 General Purpose Comparator (CMP) Electrical Characteristics (AIO<9:6>)	35
Table 11-4 Phase Comparator (PHC) Electrical Characteristics (AIO<9:6>)	35
Table 11-5 Special Mode Electrical Characteristics (AIO<9:7>).....	35
Table 11-6 Special Mode Electrical Characteristics (AIO6).....	35
Table 11-7 Analog Front End (AIO) Electrical Characteristics (AIO<9:0>).....	36
Table 11-8 Push Button (PBTN) Electrical Characteristics (AIO6)	36
Table 11-9 HP DAC and LP DAC Electrical Characteristics.....	36
Table 11-10 Low-Frequency Clock Output (CLKOUT)	36
Table 11-11 Temperature Protection	37
Table 12-1 Power Driver Resources by Part Numbers.....	39
Table 12-2 Microcontroller Port and PWM to Power Driver Mapping	40
Table 12-3 Power Driver Propagation Delay	40
Table 12-4 Gate Driver Electrical Characteristics	40
Table 13-1 ADC and Sequencer Electrical Characteristics	44
Table 14-1 Memory System Electrical Characteristics	46
Table 15-1 CCS Electrical Characteristics	49
Table 16-1 MCU and Clock Control System Electrical Characteristics	51
Table 17-1 IO Controller Electrical Characteristics	53
Table 18-1 Serial Interface Dynamic Characteristics	56
Table 18-2 I ² C Dynamic Characteristics	57
Table 18-3 SPI Dynamic Characteristics	59
Table 20-1 Thermal Characteristics	63

LIST OF FIGURES


Figure 10-1 CPM Block Diagram	19
Figure 10-2 HV-BUCK Example	20
Figure 10-3 MV-BUCK Switching Regulator Example	21
Figure 10-4 Linear Regulators Example	21
Figure 10-5 Power-Up Sequence	22
Figure 10-6 VDDIO LDO Voltage vs. Current	27
Figure 10-7 VCC33 LDO Voltage vs. Current	27
Figure 10-8 VCORE LDO Voltage vs. Current	27
Figure 11-1 Configurable Analog Front End	29
Figure 12-1 Application Specific Power Drivers	38
Figure 12-2 Typical Gate Driver Connections	39
Figure 13-1 ADC with Auto-Sampling Sequencer	42
Figure 14-1 Memory System	45
Figure 15-1 Clock Control System	47
Figure 16-1 ARM Cortex [®] -M0 Microcontroller Core	50
Figure 16-2 MCU Performance Characteristics	51
Figure 17-1 IO Controller Block Diagram	52
Figure 18-1 Serial Interface Block Diagram	54
Figure 18-2 I ² C Timing Diagram	58
Figure 18-3 SPI Timing Diagram	59
Figure 19-1 PWM Timers Block Diagram	60
Figure 19-2 SOC Bus Watchdog and Wake-Up Timer	61
Figure 19-3 Real-Time Clock and Watchdog Timer	61
Figure 19-2 3-Phase Motor Using PAC5232 (Simplified Diagram)	64

1 GENERAL DESCRIPTION

The PAC5232 is a Power Application Controller[®] (PAC) product that is optimized for high-speed motor control and driving. The PAC5232 integrates a 50MHz ARM Cortex[®]-M0 32-bit microcontroller core with a highly-configurable Power manager, Active-Semi's proprietary and patent-pending Configurable Analog Front-End[™] and Application Specific Power Drivers[™] to form the most compact microcontroller-based power and motor control solution available.

The PAC5232 microcontroller features 32kB of embedded FLASH and 8kB of SRAM memory, a 1MSPS analog-to-digital converter (ADC) with programmable auto-sequencer, 3.3V/5V IO, flexible clock control system, PWM and general-purpose timers and several serial communications interfaces.


The Configurable Power Manager (CPM) provides “all-in-one” efficient power management solution for multiple types of power sources. It features a configurable high-voltage switching supply controller capable of operating a buck converter, a configurable medium-voltage switching regulator, and four linear regulated voltage supplies. The Application Specific Power Drivers (ASPD) are 180V power drivers designed for half bridge, H-bridge, 3-phase, and general purpose driving. The Configurable Analog Front End (CAFE) comprises differential programmable gain amplifiers, single-ended programmable gain amplifiers, comparators, digital-to-analog converters, and I/Os for programmable and inter-connectible signal sampling, feedback amplification, and sensor monitoring of multiple analog input signals.



The PAC5232 is available in a 51-pin, 8x8mm TQFN package.

2 PAC[®] FAMILY APPLICATIONS

- Garden Tools
- Telecom Fans
- Light Electric Vehicle
- Battery Powered Motor Controllers and Drivers from 48VC – 120VDC



3 PRODUCT SELECTION SUMMARY

PART NUMBER	PIN PKG	POWER MANAGER		CONFIGURABLE ANALOG FRONT END					APPLICATION SPECIFIC POWER DRIVERS			MCU					APPLICATION
		INPUT VOLTAGE	DC/DC	DIFF-PGA	PGA	COMPARATOR	DAC	ADC CHANNEL	VBST/VSRC	POWER DRIVER	PWM CHANNEL	SPEED (MHz)	FLASH (kB)	SRAM (kB)	GPIO	SERIAL COMM	
PAC5232	51L 8x8 QFN	25V-160V	Y	3	4	10	2	9	180V	3 LS (2A) 3 HS (2A)	6@VP 6@VCCIO	50	32	8	29	UART SPI I2C SWD	3 half-bridge 3 phase control BEMF Trapezoidal or FOC

Notes: DIFF-PGA = differential programmable gain amplifier; HS = high-side, LS = low-side, PGA = programmable gain amplifier, VSRC = Bootstrap Voltage Source

4 ORDERING INFORMATION

PART NUMBER	TEMPERATURE RANGE	PACKAGE	PINS	PACKING
PAC5232QX	-40°C to 105°C	51L 8x8 QFN	51 + Exposed Pad	Tray

5 FEATURES

5.1 Feature Overview

- **Configurable Power Manager**
 - High-voltage buck switching supply controller
 - Input Voltage: 25V – 160V
 - Configurable Output Voltage: 12V or 15V
 - 5V medium-voltage switching supply regulator
 - 3 Linear regulators with power and hibernate management
 - Power and temperature monitor, warning, fault detection
- **Proprietary Configurable Analog Front-End**
 - 10 Analog Front-End IO pins
 - 3 Differential Programmable Gain Amplifiers
 - 4 Single-ended Programmable Gain Amplifiers
 - Programmable Over-Current Protection
 - 10 Comparators
 - 2 10-bit DACs
- **Proprietary Application Specific Power Drivers**
 - 3 180V high-side gate drivers with 2A gate driving capability
 - 3 low-side gate drivers with 2A gate driving capability
 - Configurable propagation delay and fault protection
- **3.3V I/Os**
 - 2 general-purpose I/Os with tri-state and dedicated analog input to ADC
- **True 5V I/Os**
 - 11 general-purpose I/Os with tri-state, pull-up, pull-down and dedicated I/O supply
 - Configurable as true 5V or 3.3V I/Os
- **50MHz ARM[®] Cortex[®]-M0 32-bit Microcontroller Core**
 - Single-cycle 32-bit x 32-bit hardware multiplier
 - Integrated sleep and deep sleep modes
 - Nested Vectored Interrupt Controller (NVIC) with 20 Interrupts with 3 levels of priority
 - 24-Bit SysTick Timer
 - Wake-up Interrupt Controller (WIC) allowing power-saving sleep modes
 - Clock-gating allowing low-power operation
- **Memory**
 - 32kB FLASH
 - 8kB SRAM
- **Analog to Digital Converter (ADC)**
 - 10-bit resolution
 - 1MSPS
 - Dual Programmable ADC Auto-Sequencers
- **Flexible clock and PLL from internal 1.25% oscillator, ring oscillator, external clock or crystal**
- **9 Timing Generators**
 - Four 16-bit timers with up to 16 PWM/CC blocks and 7 independent dead-time controllers
 - 24-bit watchdog timer
 - 4s or 8s watchdog timer
 - 24-bit real time clock
 - 24-bit SysTick timer
 - Wake-up timer for sleep modes from 0.125s to 8s
- **SPI, I2C, and UART serial communication interfaces**
- **SWD debug interface with interface disable function**

6 ABSOLUTE MAXIMUM RATINGS

The table below shows the absolute maximum ratings for this device.


To prevent damage to the device, do not exceed these limits. Exposure to the absolute maximum rating conditions for long periods of time may affect device reliability.

The device is not guaranteed to function properly outside of the operating conditions.

PARAMETER	VALUE	UNIT	
VM to VSS	-0.3 to 160	V	
BST to VSS	-0.3 to 180	V	
BST to SRC	-0.3 to 20	V	
SRC to VSS	-10 to VM + 15	V	
DRM to SRC	-0.3 to BST + 0.3	V	
VP to VSS	-0.3 to 20	V	
SW to VSS	-0.3 to V _P + 0.3	V	
CSM to VP	-0.3 to 0.3	V	
VSYS to VSS	-0.3 to 6	V	
AIO<9:7>, AIO<5:0>, VCCIO, AIO6 to VSS	-0.3 to V _{SYS} + 0.3	V	
PD<x>, PE<x> to VSS	-0.3 to V _{CCIO} + 0.3	V	
PC<x> to VSS	-0.3 to V _{CC33} + 0.3	V	
VCC33 to VSS	-0.3 to 4.1	V	
VCORE to VSS	-0.3 to 2.5	V	
DRL0, DRL1, DRL2 to VSS	-0.3 to V _P + 0.3	V	
DRB3, DRB4, DRB5 to VSS	-0.3 to 180	V	
DRS3, DRS4, DRS5 to VSS	-10 to VM + 15	V	
DRB3 to DRS3, DRB4 to DRS4, DRB5 to DRS5	-0.3 to 20	V	
DRH3 to DRS3, DRH4 to DRS4, DRH5 to DRS5	-0.3 to V _{DRBx} + 0.3	V	
VSS RMS Current ¹	0.2	A _{RMS}	
Operating temperature range	-40 to 105	°C	
Electrostatic Discharge (ESD)	Human body model (JEDEC)	2	kV
	Charge device model (JEDEC)	1	kV


¹ Peak current may be 10 times higher than the RMS value for pulses shorter than 10µs.

7 ARCHITECTURAL BLOCK DIAGRAM



8 PIN CONFIGURATION

8.1 PAC5232QX Pin Configuration (51L SLP 8x8 mm Package)



9 PIN DESCRIPTION

9.1 Power and Ground Pin Description

PIN NAME	PIN NUMBER	TYPE	DESCRIPTION
VCCIO	12	Power	Internally generated digital I/O 3.3V power supply. Connect a 2.2 μ F or higher value ceramic capacitor from V _{CCIO} to V _{SSA} .
VCORE	13	Power	Internally generated digital I/O 1.8V power supply. Connect a 2.2 μ F or higher value ceramic capacitor from V _{CC18} to V _{SSA} .
VCC33	16	Power	Internally generated 3.3V power supply. Connect to a 2.2 μ F or higher value ceramic capacitor from V _{CC33} to V _{SSA} .
VSS	24	Power	Ground.
VM	34	Power	High-Voltage Buck Regulator supply controller input. Connect a high value electrolytic capacitor in parallel with a 0.1 μ F ceramic capacitor from VM to VSS. This pin requires good capacitive bypass to V _{SS} , so the ceramic capacitor must be connected with a shorter than 10mm trace from the pin.
BST	35	Power	High-Voltage Buck Regulator bootstrap input. Connect a 2.2 μ F or higher value ceramic capacitor from BST to SRC with a shorter than 10mm trace from the pin.
DRM	36	Power	High-Voltage Buck Regulator Switching supply driver output. Connect to the gate of the external power N-channel MOSFET.
SRC	37	Power	High-Voltage Buck Regulator Source. Connect to the source of the high-side power MOSFET of the high-voltage buck regulator.
VP	42	Power	Main power supply. Provides power to the power drivers as well as voltage feedback path for the switching supply. Connect a properly sized supply bypass capacitor in parallel with a 10 μ F ceramic capacitor in parallel with a 100 μ F aluminum capacitor from V _P to V _{SS} for voltage loop stabilization. If the switching frequency of the HV-BUCK is \geq 200kHz, then the 100 μ F aluminum capacitor can be replaced with 47 μ F, but the efficiency will be worse. This pin requires good capacitive bypassing to V _{SS} , so the ceramic capacitor must be connected with a shorter than 10mm trace from the pin.
CSM	43	Power	High-Voltage Buck Regulator Switching supply current sense input. Connect to the positive side of the current sense resistor.
SW	47	Power	Switch node for the medium-voltage buck regulator.
VSYS	48	Power	5V System power supply. Connect to a 22 μ F/6.3V (20%) or higher ceramic capacitor from V _{SYS} to V _{SS} .
EP (VSS)	EP	Power	Exposed pad. Must be connected to V _{SS} in a star ground configuration. Connect to a large PCB copper area for power dissipation heat sinking.

9.2 Signal Manager Pin Description

PIN NAME	PIN NUMBER	FUNCTION	TYPE	DESCRIPTION
CLKOUT	17	CLKOUT	I/O	Low-frequency clock reference output (250Hz – 2kHz), or GPIO.
AIO0	18	AIO0	I/O	Analog front end I/O 0.
		DA0N	Analog	Differential PGA 0 negative input.
AIO1	19	AIO1	I/O	Analog front end I/O 1.
		DA0P	Analog	Differential PGA 0 positive input.
AIO2	20	AIO2	I/O	Analog front end I/O 2.
		DA1N	Analog	Differential PGA 1 negative input.
AIO3	21	AIO3	I/O	Analog front end I/O 3.

		DA1P	Analog	Differential PGA 1 positive input.
AIO4	22	AIO4	I/O	Analog front end I/O 4.
		DA2N	Analog	Differential PGA 2 negative input.
AIO5	23	AIO5	I/O	Analog front end I/O 5.
		DA2P	Analog	Differential PGA 2 positive input.
AIO6	38	AIO6	I/O	Analog front end I/O 6.
		AMP6	Analog	PGA input 6.
		CMP6	Analog	Comparator input 6.
		BUF6	Analog	Buffer output 6.
		PBTN	Analog	Push button input.
AIO7	44	AIO7	I/O	Analog front end I/O 7.
		AMP7	Analog	PGA input 7.
		CMP7	Analog	Comparator input 7.
		PHC7	Analog	Phase comparator input 7.
AIO8	45	AIO8	I/O	Analog front end I/O 8.
		AMP8	Analog	PGA input 8.
		CMP8	Analog	Comparator input 8.
		PHC8	Analog	Phase comparator input 8.
AIO9	46	AIO9	I/O	Analog front end I/O 9.
		AMP9	Analog	PGA input 9.
		CMP9	Analog	Comparator input 9.
		PHC9	Analog	Phase comparator input 9.

9.3 Driver Manager Pin Description

PIN NAME	PIN NUMBER	TYPE	DESCRIPTION
DRS3	25	Analog	High-side gate driver source 3.
DRH3	26	Analog	High-side gate driver 3.
DRB3	27	Analog	High-side gate driver bootstrap 3. Connect a 1 μ F or higher value ceramic capacitor from DRB3 to DRS3 with a 10mm or shorter trace from the pin.
DRS4	28	Analog	High-side gate driver source 4.
DRH4	29	Analog	High-side gate driver 4.
DRB4	30	Analog	High-side gate driver bootstrap 4. Connect a 1 μ F or higher value ceramic capacitor from DRB4 to DRS4 with a 10mm or shorter trace from the pin.
DRS5	31	Analog	High-side gate driver source 5.
DRH5	32	Analog	High-side gate driver 5.
DRB5	33	Analog	High-side gate driver bootstrap 5. Connect a 1 μ F or higher value ceramic capacitor from DRB5 to DRS5 with a 10mm or shorter trace from the pin.
DRL0	39	Analog	Low-side gate driver 0.
DRL1	40	Analog	Low-side gate driver 1.
DRL2	41	Analog	Low-side gate driver 2.

9.4 I/O Ports Pin Description

PIN NAME	PIN NUMBER	FUNCTION	TYPE	DESCRIPTION ²
PD4	1	PD4	I/O	I/O port D4.
		PWMD1	I/O	Timer D PWM/capture 1.
PD3	2	PD3	I/O	I/O port D3.
		PWMA5	I/O	Timer A PWM/capture 5.
		PWMA7	I/O	Timer A PWM/capture 7.
		PWMB1	I/O	Timer B PWM/capture 1.
PD2	3	PD2	I/O	I/O port D2.
		PWMA3	I/O	Timer A PWM/capture 3.
		PWMA4	I/O	Timer A PWM/capture 4.
		PWMB0	I/O	Timer B PWM/capture 0.
PD1	4	PD1	I/O	I/O port D1.
		SWDCL	I	Serial wire debug clock.
		EXTCLK	I	External clock input.
PD0	5	PD0	I/O	I/O port D0.
		SWDIO	I/O	Serial wire debug I/O.
PE0	6	PE0	I/O	I/O port E0.
		SPICLK	I/O	SPI clock.
PE1	7	PE1	I/O	I/O port E1.
		SPIMOSI	I/O	SPI master out, slave in (MOSI)
		UARTTX	O	UART transmit output.
PE2	8	PE2	I/O	I/O port E2.
		SPI MISO	I/O	SPI master in, slave out (MISO)
		UARTRX	I	UART receive input.
PE3	9	PE3	I/O	I/O port E3.
		SPICS0	O	SPI chip select 0.
		nRESET1	I	Reset input 1.
PE4	10	PE4	I/O	I/O port E4.
		SPICS1	O	SPI chip select 1.
		I2CSCL	I/O	I2C clock
PE5	11	PE5	I/O	I/O port E5.
		SPICS2	O	SPI chip select 2.
		I2CSDA	I/O	I2C data.
PC3	14	PC3	I/O	I/O port C3.
		AD3	Analog	ADC input 3.
PC2	15	PC2	I/O	I/O port C2.
		AD2	Analog	ADC input 2.

² For a full description of all of the pin configurations for each digital I/O, see the PAC5232 User Guide for the Peripheral MUX.


PD7	49	PD7	I/O	I/O port D7.
		PWMA6	I/O	Timer A PWM/capture 6.
		PWMD0	I/O	Timer D PWM/capture 0.
PD6	50	PD6	I/O	I/O port D6.
		PWMA7	I/O	Timer A PWM/capture 7.
		PWMB1	I/O	Timer B PWM/capture 1.
PD5	51	PD5	I/O	I/O port D5.
		PWMA5	I/O	Timer A PWM/capture 5.
		PWMC1	I/O	Timer C PWM/capture 1.

10 CONFIGURABLE POWER MANAGER (CPM)

10.1 Features

- 160V Buck DC/DC Controller (HV Buck)
 - 25V – 160V input
- 5V Switching Regulator (MV Buck)
- 3 linear regulators with power and hibernate management, including V_{REF} for ADC
- Power and temperature monitor, warning, and fault detection

Figure 10-1 CPM Block Diagram



10.2 Functional Description

The Configurable Power Manager (Figure 10-1) is optimized to efficiently provide “all-in-one” power management required by the PAC[®] and associated application circuitry. It incorporates a high-voltage power supply controller that is used to convert power from a DC input source to generate a main supply output V_P . There is also an integrated medium-voltage buck DC/DC regulator to generate V_{SYS} .

Three other linear regulators provide V_{CCIO} , V_{CC33} , and V_{CORE} supplies for 3.3V I/O, 3.3V mixed signal, and 1.9V microcontroller core circuitry. The power manager also handles system functions including internal reference generation, timers, hibernate mode management, and power and temperature monitoring.


10.3 High-Voltage Supply Controller (HV-BUCK)

The PAC5232 contains a High-Voltage Supply Controller for a Buck DC/DC. This power supply is used to supply the various regulators in the PAC5232, as generating the V_P gate drive voltage for the Application Specific Driver Manager (ASPD).

The HV-BUCK controller drives an external power MOSFET for pulse-width modulation switching of an inductor or transformer for power conversion. The VM is the HV-BUCK supply controller input. The DRM output drives the gate of the N-CH MOSFET between the V_M on state and V_{SS} off state at proper duty cycle and switching frequency to ensure that the main supply voltage V_P is regulated. The gate of the high-side power MOSFET is connected to the DRM pin and the source of the high-side power MOSFET is connected to SRC.

The V_P regulation voltage is initially set to 12V during start up, and can be reconfigured to be 15V by the microcontroller after initialization. When V_P is lower than the target regulation voltage, the internal feedback control circuitry causes the inductor current to increase to raise V_P . Conversely, when V_P is higher than the regulation voltage, the feedback loop control causes the inductor current to decrease to lower V_P . The feedback loop is internally stabilized. The output current capability of the switching supply is determined by the external current sense resistor. The inductor current signal is sensed differentially between the CSM pin and V_P , and has a peak current limit threshold of 0.2V.

Figure 10-2 HV-BUCK Example



The switching frequency and output voltage of the HV-BUCK can be reconfigured by the MCU. The switching frequency can be configured to be between 50kHz and 400kHz and the gate drive output voltage can be configured to either 12V or 15V to work for a range of MOSFET or IGBT based inverters.


The Rectifier Diode (Dr) must be a low QRR diode.

10.4 Medium-Voltage Buck Regulator (MV-BUCK)

The PAC5232 contains a Medium-Voltage Buck Switching Regulator that generates a 5V, 200mA supply for the device, as well as PCB functions.

The SW pin is the switch node of the Buck regulator. The Power MOSFET is integrated, so connect this pin to VSYS through an external inductor. The VSYS pin is the 5V regulator output, which should be bypassed to ground.

Figure 10-3 MV-BUCK Switching Regulator Example




The output of VSYS is fixed at 5V and the switching frequency is 1.33MHz. This regulator supplies at least 200mA. This buck regulator offers better thermal and efficiency performance.

10.5 Linear Regulators

The CPM includes three additional linear regulators. VSYS supplies these three regulators. Once VSYS is above 4.5V, these three additional 40mA linear regulators for VCCIO, VCC33, and VCORE supplies sequentially power up.

Figure 10-4 Linear Regulators Example




The figure above shows typical circuit connections for the linear regulators. The VCCIO regulator generates a dedicated 3.3V supply for IO. The VCC33 and VCORE regulators generate 3.3V and 1.9V, respectively. When VSYS, VCCIO, VCC33, and VCORE are all above their respective power good thresholds, and the configurable power on reset duration has expired, the microcontroller is initialized.³

³ Note that the VCORE LDO may not have any addition load on it from the PCB. The only components connected to VCORE should be a bypass capacitor to ground.

10.6 Power-up Sequence

The CPM follows a typical power up sequence as in the Figure 10-5 below.

Figure 10-5 Power-Up Sequence



A typical sequence begins with motor power supply (VM) being applied and rising to 25V. When VM rises to 25V, the HV-BUCK controller is started and VP starts to rise. When VP rises over the UVLO rising threshold, then there is a 1ms delay and then the MV-BUCK is enabled. When VSYS rises to 4.5V, then there is a 0.5ms delay and the VCCIO LDO is enabled. Then there is a 0.5ms delay and the VCC33 LDO is enabled. Then there is a 0.5ms delay and the VCORE LDO is enabled.

There is then a 0.5ms delay and the power good threshold of all LDOs is checked. If all are OK, then there is an additional 1ms delay, then the POR signal is asserted to the MCU and it begins executing firmware.

During the firmware initialization process, the MCU may change the VP output voltage setting from the 12V default to 15V.

10.7 Hibernate Mode

The IC can go into an ultra-low power hibernate mode via the microcontroller firmware or via the optional push button (PBTN, see *Push Button* description in *Configurable Analog Front End*). In hibernate mode, only a minimal amount (typically 19 μ A at 56V) of current is used by V_M , and the CPM controller and all internal regulators are shut down to eliminate power drain from the output supplies. The system exits hibernate mode after a wake-up timer duration (configurable from 125ms to 8s or infinite) has expired or, if push button enabled, after an additional push button event has been detected. When exiting the hibernate mode, the power manager goes through the start up cycle and the microcontroller is reinitialized. Only the persistent power manager status bits (resets and faults) are retained during hibernation.

10.8 Power and Temperature Monitor

Whenever any of the V_{SYS} , V_{CCIO} , V_{CC33} , or V_{CORE} power supplies falls below their respective power good threshold voltage, a fault event is detected and the microcontroller is reset. The microcontroller stays in the reset state until V_{SYS} , V_{CCIO} , V_{CC33} , and V_{CC18} supply rails are all good again and the reset time has expired. A microcontroller reset can also be initiated by a maskable temperature fault event that occurs when the IC temperature reaches 165°C. The fault status bits are persistent during reset, and can be read by the microcontroller upon re-initialization to determine the cause of previous reset.

A power monitoring signal V_{MON} is provided onto the ADC pre-multiplexer for monitoring various internal power supplies. V_{MON} can be set to be V_{CORE} , $0.4 \cdot V_{CORE}$, $0.4 \cdot V_{CC33}$, $0.4 \cdot V_{CCIO}$, $0.4 \cdot V_{SYS}$, $0.1 \cdot V_P$, or the internal compensation voltage V_{COMP} for switching supply power monitoring.

For power and temperature warning, an IC temperature warning event at 140°C are provided as a maskable interrupt to the microcontroller. This warning allows the microcontroller to safely power down the system.

In addition to the temperature warning interrupt and fault reset, a temperature monitor signal is provided onto the ADC pre-multiplexer for IC temperature measurement.

This value has a compensation coefficient available in INFO FLASH that can be used to obtain an accurate temperature. The parameter $VT300K$ will be stored in INFO FLASH and will indicate the compensation factor.

The temperature can then be obtained by the following formula:

$$V_{TEMP_KELVIN} = 300 * (VM + 0.075) / (VT300K + 0.075)$$

For information on the location of this temperature coefficient, see the PAC5232 User Guide.

10.9 Voltage Reference

The reference block includes a 1.2V high-precision reference voltage used internally and for all the LDOs. There is also a high-accuracy 2.5V reference for the ADC V_{REF} on the MCU. There is also a 4-level programmable threshold voltage V_{THREF} (0.1V, 0.2V, 0.5V, and 1.25V).

10.10 Electrical Characteristics

Table 10-1 High-Voltage Buck Controller Electrical Characteristics

 ($V_M = 30V$, $V_P = 12V$ and $T_J = 25^\circ C$ unless otherwise specified)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
$I_{HIB;VM}$	V_M hibernate mode supply current	Hibernate mode, $VM = 56V$		19	26	μA
		Hibernate mode, $VM = 80V$		22.5		μA
$V_{UVLO;VM}$	V_M UVLO rising		23	25	27	V
$V_{UVLOF;VM}$	V_M UVLO hysteresis			2		V
$V_{REF;VP}$	V_P output regulation voltage	Set to 12V	-5%	12	-5%	V
$K_{POKR;VP}$	V_P power OK threshold	V_P rising		91		%
$K_{POKF;VP}$		V_P falling		87		%
$K_{OVR;VP}$	V_P OV protection threshold	V_P rising, blanking = 10 μs		130		%
$t_{ONMIN;DRM}$	DRM minimum on time		90	200	300	ns
$t_{OFFMIN;DRM}$	DRM minimum off time		390	600	1150	ns
$V_{UVLO;VP}$	V_P UVLO rising			10		V
$V_{UVLOF;VP}$	V_P UVLO falling			8		V
$V_{CSM;ILIM}$	CSM current limit threshold		-12%	0.2	12%	V
$F_{S;DRM}$	Switching frequency	Frequency setting: 50kHz, 100kHz (default), 200kHz, 400kHz	-5		5	%
$I_{SOURCE;DRM}$	DRM output high source current			100		mA
$I_{SINK;DRM}$	DRM output low sink current			200		mA
	HV-BUCK inductor value			100		μH
I_{DSG}	Discharge current			10		mA
V_{VM}	Motor voltage range		0		160	V
$V_{SRC;VSS}$	SRC to ground range		-10		$VM + 10$	V
$V_{SRC;VM}$	SRC to VM range				10	V
$V_{BST;VSS}$	BST to ground range				175	V

Table 10-2 Medium-Voltage Buck Controller Electrical Characteristics

 ($V_M = 30V$, $V_P = 12V$ and $T_J = 25^\circ C$ unless otherwise specified)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V_{SYS}	V_{SYS} output voltage accuracy		-3%	5	3%	V
F_{SW}	Switching frequency		-5%	1.33	5%	MHz
$I_{SYS,LIM}$	V_{SYS} current limit		420		550	mA
I_{SYS}	V_{SYS} output current	$V_{SYS} > 3V$	200			mA
		$V_{SYS} < 2.5V$	100			mA
$V_{POK;V_{SYS}}$	V_{SYS} power OK threshold	Rising	4.25	4.5	4.75	V
		Falling		4.2		V
	V_{SYS} power OK blanking delay			10		μs
	MV-BUCK inductor value	Current rating of at least 750mA	6.8 – 20%		10 + 20%	μH
$V_{UVLO;V_{SYS}}$	V_{SYS} UVLO	Rising		4.5		V
		Falling		4.2		V
$V_{OVP;V_{SYS}}$	V_{SYS} OVP	Rising		5.5		V
		Falling		5.2		V