



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



PAC5253

Power Application Controller[®]

Multi-Mode Power Manager[™]
Configurable Analog Front End[™]
Application Specific Power Drivers[™]
ARM[®] Cortex[®]-M0 Controller Core



TABLE OF CONTENTS

1. Styles and Formatting Conventions.....	32
1.1. Overview.....	32
1.2. Number Representation.....	32
1.3. Formatting Styles.....	32
2. Memory and Register Map.....	33
2.1. Memory Map.....	33
2.2. Register Map.....	34
3. Information Block.....	47
3.1. Register.....	47
3.1.1. Register Map.....	47
3.1.2. ROOSC11.....	47
3.1.3. ADCGAIN.....	47
3.1.4. ADCOFF.....	47
3.1.5. FTTEMP.....	47
3.1.6. TEMPS.....	48
3.1.7. CLKREF.....	48
3.1.8. PACIDR.....	48
3.2. Details of Operation.....	48
3.2.1. Overview.....	48
4. System Clock Control.....	49
4.1. Register.....	49
4.1.1. Register Map.....	49
4.1.2. CCSCTL.....	49
4.1.3. PLLCTL.....	50
4.1.4. OSCCTL.....	50
4.1.5. XTALCTL.....	50
4.2. Details of Operation.....	51
4.2.1. Block Diagram.....	51
4.2.2. Configuration.....	51
4.2.3. ROOSC.....	52
4.2.4. CLKREF.....	52
4.2.5. XTAL.....	52
4.2.6. EXTCLK.....	52
4.2.7. PLL.....	52
4.2.8. FRCLK.....	53
4.2.9. FCLK.....	53
4.2.10. HCLK.....	53
4.2.11. ACLK.....	53
4.2.12. Clock Gating.....	53
5. Watchdog Timer.....	54
5.1. Register.....	54
5.1.1. Register Map.....	54
5.1.2. WDTCTL.....	54
5.1.3. WDTCDV.....	55
5.1.4. WDTCTR.....	55
5.2. Details of Operation.....	56
5.2.1. Block Diagram.....	56
5.2.2. Configuration.....	56
5.2.3. Watchdog Timer.....	56
5.2.4. Access WDT Registers.....	56
5.2.5. WDT Clock Setting.....	56

5.2.6. General Purpose Timer Mode.....	56
5.2.7. Watchdog Timer Mode.....	57
6. General Purpose Timer.....	58
6.1. Register.....	58
6.1.1. Register Map.....	58
6.1.2. RTCCTL.....	58
6.1.3. RTCCDV.....	59
6.1.4. RTCCTR.....	59
6.2. Details of Operation.....	60
6.2.1. Block Diagram.....	60
6.2.2. Configuration.....	60
6.2.3. General Purpose Timer.....	60
6.2.4. Access GPT Registers.....	60
6.2.5. GPT Clock.....	60
6.2.6. General Purpose Timer Mode.....	60
7. GPIO Port A.....	61
7.1. Register.....	61
7.1.1. Register Map.....	61
7.1.2. GPIOAO.....	61
7.1.3. GPIOAOUTEN.....	62
7.1.4. GPIOADS.....	62
7.1.5. GPIOAPU.....	63
7.1.6. GPIOAPD.....	64
7.1.7. GPIOAIN.....	64
7.1.8. GPIOAPSEL.....	65
7.1.9. GPIOAINTP.....	66
7.1.10. GPIOAINTEN.....	66
7.1.11. GPIOAINTF.....	67
7.1.12. GPIOAINTM.....	67
7.2. Details of Operation.....	69
7.2.1. Block Diagram.....	69
7.2.2. Configuration.....	69
7.2.3. GPIO A Block.....	69
7.2.4. Input.....	69
7.2.5. Output and Output Enable.....	69
7.2.6. Output Drive Strength.....	69
7.2.7. Weak Pull Up and Pull Down.....	70
7.2.8. Peripheral Select.....	70
7.2.9. Interrupt.....	70
8. GPIO Port B.....	71
8.1. Register.....	71
8.1.1. Register Map.....	71
8.1.2. GPIOBOUT.....	71
8.1.3. GPIOBOUTEN.....	71
8.1.4. GPIOBDS.....	72
8.1.5. GPIOBPU.....	72
8.1.6. GPIOBPD.....	72
8.1.7. GPIOBIN.....	73
8.1.8. GPIOBPSEL.....	73
8.1.9. GPIOBINTP.....	74
8.1.10. GPIOBINTE.....	74
8.1.11. GPIOBINTF.....	75
8.1.12. GPIOBINTM.....	75
8.2. Details of Operation.....	76

8.2.1. Block Diagram.....	76
8.2.2. Configuration.....	76
8.2.3. GPIO B Block.....	76
8.2.4. Input.....	76
8.2.5. Output and Output Enable.....	76
8.2.6. Output Drive Strength.....	76
8.2.7. Weak Pull Up and Pull Down.....	76
8.2.8. Peripheral Select.....	77
8.2.9. Interrupt.....	77
9. GPIO Port C.....	78
9.1. Register.....	78
9.1.1. Register Map.....	78
9.1.2. GPIOCOUT.....	78
9.1.3. GPIOCOUTEN.....	79
9.1.4. GPIOCIN.....	79
9.1.5. GPIOCINE.....	80
9.1.6. GPIOCINTP.....	80
9.1.7. GPIOCINTE.....	81
9.1.8. GPIOCINTF.....	82
9.1.9. GPIOCINTM.....	82
9.2. Details of Operation.....	84
9.2.1. Block Diagram.....	84
9.2.2. Configuration.....	84
9.2.3. GPIO C Block.....	84
9.2.4. Analog Input.....	84
9.2.5. Output and Output Enable.....	84
9.2.6. Interrupt.....	84
10. GPIO Port D.....	86
10.1. Register.....	86
10.1.1. Register Map.....	86
10.1.2. GPIODO.....	86
10.1.3. GPIODOOUTEN.....	87
10.1.4. GPIODDS.....	87
10.1.5. GPIODPU.....	88
10.1.6. GPIODPD.....	88
10.1.7. GPIODIN.....	89
10.1.8. GPIODPSEL.....	90
10.1.9. GPIODINTP.....	90
10.1.10. GPIODINTE.....	91
10.1.11. GPIODINTF.....	92
10.1.12. GPIODINTM.....	92
10.2. Details of Operation.....	94
10.2.1. Block Diagram.....	94
10.2.2. Configuration.....	94
10.2.3. GPIO D Block.....	94
10.2.4. Input.....	94
10.2.5. Output and Output Enable.....	94
10.2.6. Output Drive Strength.....	95
10.2.7. Weak Pull Up and Pull Down.....	95
10.2.8. Peripheral Select.....	95
10.2.9. Interrupt.....	95
11. GPIO Port E.....	96
11.1. Register.....	96
11.1.1. Register Map.....	96

11.1.2. GPIOEOUT.....	96
11.1.3. GPIOEOUTEN.....	97
11.1.4. GPIOEDS.....	97
11.1.5. GPIOEPU.....	98
11.1.6. GPIOEPD.....	98
11.1.7. GPIOEIN.....	99
11.1.8. GPIOEPSEL.....	100
11.1.9. GPIOEINTP.....	100
11.1.10. GPIOEINTE.....	101
11.1.11. GPIOEINTF.....	102
11.1.12. GPIOEINTM.....	102
11.2. Details of Operation.....	104
11.2.1. Block Diagram.....	104
11.2.2. Configuration.....	104
11.2.3. GPIO E Block.....	104
11.2.4. Input.....	104
11.2.5. Output and Output Enable.....	104
11.2.6. Output Drive Strength.....	104
11.2.7. Weak Pull Up and Pull Down.....	104
11.2.8. Peripheral Select.....	105
11.2.9. Interrupt.....	105
12. Timer A.....	106
12.1. Register.....	106
12.1.1. Register Map.....	106
12.1.2. TACTL.....	107
12.1.3. TAPRD.....	107
12.1.4. TACTR.....	108
12.1.5. TACC0CTRL.....	108
12.1.6. TACC0CTR.....	108
12.1.7. TACC1CTRL.....	108
12.1.8. TACC1CTR.....	109
12.1.9. TACC2CTRL.....	109
12.1.10. TACC2CTR.....	109
12.1.11. TACC3CTRL.....	109
12.1.12. TACC3CTR.....	110
12.1.13. TACC4CTRL.....	110
12.1.14. TACC4CTR.....	110
12.1.15. TACC5CTRL.....	111
12.1.16. TACC5CTR.....	111
12.1.17. TACC6CTRL.....	111
12.1.18. TACC6CTR.....	112
12.1.19. TACC7CTRL.....	112
12.1.20. TACC7CTR.....	112
12.1.21. DTGA0CTL.....	112
12.1.22. DTGA0LED.....	113
12.1.23. DTGA0TED.....	113
12.1.24. DTGA1CTL.....	113
12.1.25. DTGA1LED.....	113
12.1.26. DTGA1TED.....	114
12.1.27. DTGA2CTL.....	114
12.1.28. DTGA2LED.....	114
12.1.29. DTGA2TED.....	114
12.1.30. DTGA3CTL.....	115
12.1.31. DTGA3LED.....	115

12.1.32. DTGA3TED.....	115
12.2. Details of Operation.....	116
12.2.1. Block Diagram.....	116
12.2.2. Configuration.....	116
12.2.3. Timer A Block.....	116
12.2.4. Timer.....	116
12.2.5. Register update.....	117
12.2.6. Timer Modes.....	117
12.2.7. Single Shot Mode.....	117
12.2.8. Input Clock And Pre-Scaler.....	117
12.2.9. Timer Synchronization.....	117
12.2.10. PWM/Compare Units.....	118
12.2.10.1. PWM Mode.....	118
12.2.10.2. Capture Mode.....	119
12.2.11. Timer and PWM/Capture Interrupt.....	119
12.2.12. Dead-Time Generator.....	120
12.2.12.1. Dead Time Input Clock Selection.....	120
12.2.12.2. Dead Time Range.....	120
12.2.12.3. Bypass Mode.....	120
12.2.12.4. Inverting PWM Signal.....	120
12.2.12.5. Dead Time Insertion.....	121
12.2.12.6. Dead Time Insertion with On Time Preservation.....	121
12.2.13. PWM Output and Capture Input Pin Selection.....	122
13. Timer B.....	123
13.1. Register.....	123
13.1.1. Register Map.....	123
13.1.2. TBCTL.....	123
13.1.3. TBPRD.....	124
13.1.4. TBCTR.....	124
13.1.5. TBCC0CTRL.....	124
13.1.6. TBCC0CTR.....	125
13.1.7. TBCC1CTRL.....	125
13.1.8. TBCC1CTR.....	125
13.1.9. TBCC2CTRL.....	126
13.1.10. TBCC2CTR.....	126
13.1.11. TBCC3CTRL.....	126
13.1.12. TBCC3CTR.....	127
13.1.13. DTGB0CTL.....	127
13.1.14. DTGB0LED.....	127
13.1.15. DTGB0TED.....	127
13.2. Details of Operation.....	128
13.2.1. Block Diagram.....	128
13.2.2. Configuration.....	128
13.2.3. Timer B Block.....	128
13.2.4. Timer.....	128
13.2.5. Register update.....	129
13.2.6. Timer Modes.....	129
13.2.7. Single Shot Mode.....	129
13.2.8. Input Clock And Pre-Scaler.....	129
13.2.9. Timer Synchronization.....	129
13.2.10. PWM/Compare Units.....	130
13.2.10.1. PWM Mode.....	130
13.2.10.2. Capture Mode.....	131
13.2.11. Timer and PWM/Capture Interrupt.....	131

13.2.12. Dead-Time Generator.....	132
13.2.12.1. Dead Time Input Clock Selection.....	132
13.2.12.2. Dead Time Range.....	132
13.2.12.3. Bypass Mode.....	132
13.2.12.4. Inverting PWM Signal.....	132
13.2.12.5. Dead Time Insertion.....	133
13.2.12.6. Dead Time Insertion with On Time Preservation.....	133
13.2.13. PWM Output and Capture Input Pin Selection.....	134
14. Timer C.....	135
14.1. Register.....	135
14.1.1. Register Map.....	135
14.1.2. TCCTL.....	135
14.1.3. TCPRD.....	136
14.1.4. TCCTR.....	136
14.1.5. TCCC0CTRL.....	136
14.1.6. TCCC0CTR.....	137
14.1.7. TCCC1CTRL.....	137
14.1.8. TCCC1CTR.....	137
14.1.9. DTGC0CTL.....	137
14.1.10. DTGC0LED.....	138
14.1.11. DTGC0TED.....	138
14.2. Details of Operation.....	139
14.2.1. Block Diagram.....	139
14.2.2. Configuration.....	139
14.2.3. Timer C Block.....	139
14.2.4. Timer.....	139
14.2.5. Register update.....	140
14.2.6. Timer Modes.....	140
14.2.7. Single Shot Mode.....	140
14.2.8. Input clock and Pre-scaler.....	140
14.2.9. Timer synchronization.....	140
14.2.10. PWM/Compare Units.....	141
14.2.10.1. PWM Mode.....	141
14.2.10.2. Capture Mode.....	142
14.2.11. Timer and PWM/Capture Interrupt.....	142
14.2.12. Dead-Time Generator.....	143
14.2.12.1. Dead Time Input Clock Selection.....	143
14.2.12.2. Dead Time Range.....	143
14.2.12.3. Bypass Mode.....	143
14.2.12.4. Inverting PWM Signal.....	143
14.2.12.5. Dead Time Insertion.....	144
14.2.12.6. Dead Time Insertion With On Time Preservation.....	144
14.2.13. PWM Output and Capture Input Pin Selection.....	145
15. Timer D.....	146
15.1. Register.....	146
15.1.1. Register Map.....	146
15.1.2. TDCTL.....	146
15.1.3. TDPRD.....	147
15.1.4. TDCTR.....	147
15.1.5. TDCC0CTL.....	147
15.1.6. TDCC0CTR.....	148
15.1.7. TDCC1CTRL.....	148
15.1.8. TDCC1CTR.....	148
15.1.9. DTGD0CTL.....	148

15.1.10. DTGD0LED.....	149
15.1.11. DTGD0TED.....	149
15.2. Details of Operation.....	150
15.2.1. Block Diagram.....	150
15.2.2. Configuration.....	150
15.2.3. Timer D Block.....	150
15.2.4. Timer.....	150
15.2.5. Register Update.....	151
15.2.6. Timer Modes.....	151
15.2.7. Single Shot Mode.....	151
15.2.8. Input Clock And Pre-Scaler.....	151
15.2.9. Timer Synchronization.....	151
15.2.10. PWM/Compare Units.....	152
15.2.10.1. PWM Mode.....	152
15.2.10.2. Capture Mode.....	153
15.2.11. Timer and PWM/Capture Interrupt.....	153
15.2.12. Dead-Time Generator.....	153
15.2.12.1. Dead Time Input Clock Selection.....	153
15.2.12.2. Dead Time Range.....	153
15.2.12.3. Bypass Mode.....	154
15.2.12.4. Inverting PWM Signal.....	154
15.2.12.5. Dead Time Insertion.....	154
15.2.12.6. Dead Time Insertion with On Time Preservation.....	155
15.2.13. PWM Output and Capture Input Pin Selection.....	155
16. FLASH Memory Controller.....	156
16.1. Register.....	156
16.1.1. Register Map.....	156
16.1.2. FLASHLOCK.....	156
16.1.3. FLASHCTL.....	156
16.1.4. FLASHPAGE.....	157
16.1.5. FLASHPERASE.....	157
16.1.6. SWDACCESS.....	157
16.1.7. FLASHWSTATE.....	158
16.1.8. FLASHBWRITE.....	158
16.1.9. FLASHBWDATA.....	159
16.2. Details of Operation.....	160
16.2.1. Block Diagram.....	160
16.2.2. Configuration.....	160
16.2.3. FLASH Memory.....	160
16.2.4. Writing to FLASH Controller Registers.....	160
16.2.5. FLASH Wait State.....	160
16.2.6. FLASH Page Erase.....	160
16.2.7. Write to FLASH.....	161
16.2.8. Buffered Write to FLASH.....	161
16.2.9. SWD Debug Access Disable.....	162
17. ADC and AUTO SEQUENCER.....	163
17.1. Register.....	163
17.1.1. Register Map.....	163
17.1.2. EMUXCTL.....	164
17.1.3. EMUXDATA.....	165
17.1.4. ADCCTL.....	165
17.1.5. ADCCR.....	166
17.1.6. ADCINT.....	166
17.1.7. ASOCTL.....	167

17.1.8. AS0S0.....	168
17.1.9. AS0R0.....	168
17.1.10. AS0S1.....	169
17.1.11. AS0R1.....	169
17.1.12. AS0S2.....	169
17.1.13. AS0R2.....	170
17.1.14. AS0S3.....	170
17.1.15. AS0R3.....	170
17.1.16. AS0S4.....	171
17.1.17. AS0R4.....	171
17.1.18. AS0S5.....	171
17.1.19. AS0R5.....	172
17.1.20. AS0S6.....	172
17.1.21. AS0R6.....	172
17.1.22. AS0S7.....	173
17.1.23. AS0R7.....	173
17.1.24. AS1CTL.....	173
17.1.25. AS1S0.....	174
17.1.26. AS1R0.....	175
17.1.27. AS1S1.....	175
17.1.28. AS1R1.....	175
17.1.29. AS1S2.....	175
17.1.30. AS1R2.....	176
17.1.31. AS1S3.....	176
17.1.32. AS1R3.....	177
17.1.33. AS1S4.....	177
17.1.34. AS1R4.....	177
17.1.35. AS1S5.....	177
17.1.36. AS1R5.....	178
17.1.37. AS1S6.....	178
17.1.38. AS1R6.....	179
17.1.39. AS1S7.....	179
17.1.40. AS1R7.....	179
17.2. Details of Operation.....	179
17.2.1. Block Diagram.....	179
17.3. Details of Operation.....	179
17.3.1. Basic Configuration.....	179
17.3.2. ADC, Autosequencer and EMUX.....	180
17.3.3. Clock Setting.....	180
17.3.4. ADC.....	180
17.3.5. EMUX.....	181
17.3.6. Auto Sequencer ASC0, ASC1.....	181
17.3.6.1. Auto Sequencer Modes.....	182
17.3.6.2. Sequencer trigger.....	183
17.3.6.3. ASC Samples.....	183
17.3.6.4. ASC0, ASC1 Priority and Collision.....	184
18. I ² C.....	186
18.1. Register.....	186
18.1.1. Register Map.....	186
18.1.2. I2CCFG.....	186
18.1.3. I2CSTATUS.....	186
18.1.4. I2CIE.....	188
18.1.5. I2CMCTRL.....	188
18.1.6. I2CMRXDATA.....	189

18.1.7. I2CMTXDATA.....	189
18.1.8. I2CBAUD.....	189
18.1.9. I2CSLRXDATA.....	189
18.1.10. I2CSLTXDATA.....	190
18.1.11. I2CADDR.....	190
18.2. Details of Operation.....	191
18.2.1. Block Diagram.....	191
18.2.2. Configuration.....	191
18.2.3. I2C.....	191
18.2.4. I2C Clock setting.....	191
18.2.5. I2C Addressing.....	192
18.2.6. I2C Master Read Transactions.....	192
19. UART.....	195
19.1. Register.....	195
19.1.1. Register Map.....	195
19.1.2. UARTRTX/UARTDL_L.....	195
19.1.3. UARTIER/UARTDL_H.....	196
19.1.4. UARTIIR.....	196
19.1.5. UARLCCR.....	197
19.1.6. UARLMCR.....	197
19.1.7. UARLCSR.....	197
19.1.8. UARLSP.....	198
19.1.9. UARLFCFL2.....	198
19.1.10. UARTIER2.....	199
19.1.11. UARLTL_L2.....	199
19.1.12. UARLTL_H2.....	199
19.1.13. UARLFD_F.....	199
19.1.14. UARLSTAT.....	199
19.2. Details of Operation.....	201
19.2.1. Block Diagram.....	201
19.2.2. Configuration.....	201
19.2.3. UART.....	201
19.2.4. UART Clock Rate Setting.....	201
19.2.5. Data settings.....	203
19.2.6. FIFO Settings.....	203
19.2.7. Error Checking on Received Data.....	203
20. SOC Bus bridge.....	204
20.1. Register.....	204
20.1.1. Register Map.....	204
20.1.2. SOCBCTL.....	204
20.1.3. SOCBCFG.....	204
20.1.4. SOCBCLKDIV.....	205
20.1.5. SOCBSTAT.....	205
20.1.6. SOCBSSSTR.....	206
20.1.7. SOCBD.....	207
20.1.8. SOCBINT_EN.....	207
20.2. Details of Operation.....	208
20.2.1. Block Diagram.....	208
20.2.2. Configuration.....	208
20.2.3. SOC Bridge.....	208
20.2.4. SOC Bridge Clock Rate Setting.....	208
20.2.5. Enable and Setup of SOC Bridge.....	209
20.2.6. SOC Interrupt.....	209
20.2.7. SOC Bridge Protocol.....	209

20.2.8. Reading from SOC Bridge.....	209
20.2.9. Writing to SOC Bridge.....	209
21. SPI.....	210
21.1. Register.....	210
21.1.1. Register Map.....	210
21.1.2. SPICTL.....	210
21.1.3. SPICFG.....	211
21.1.4. SPICLKDIV.....	212
21.1.5. SPISTAT.....	212
21.1.6. SPICSSTR.....	214
21.1.7. SPID.....	214
21.1.8. SPIINT_EN.....	215
21.2. Details of Operation.....	216
21.2.1. Block Diagram.....	216
21.2.2. Configuration.....	216
21.2.3. SPI.....	216
21.2.4. SPI Clock Rate Setting.....	216
21.2.5. Master Slave Mode.....	217
21.2.6. Clock Phase, Polarity.....	217
21.2.7. SPI Early Data Transmit.....	217
21.2.8. Data Format.....	218
21.2.9. Chip Select Settings.....	219
21.2.10. Auto Retransmit Data Word.....	219
21.2.11. Loop Back Mode.....	219
21.2.12. SPI Interrupt.....	220
21.2.13. SPI Enable.....	220
22. Multi-Mode Power Manager.....	221
22.1. Register.....	221
22.1.1. Register Map.....	221
22.1.2. SYSTAT.....	221
22.1.3. DEVID.....	221
22.1.4. VERID.....	222
22.1.5. PWRCTL.....	222
22.1.6. PWRSTAT.....	223
22.1.7. PSTATSET.....	223
22.1.8. IMOD.....	224
22.1.9. SCFG.....	224
22.1.10. SCFG2.....	224
23. Configurable Analog FRONT END.....	226
23.1. Register.....	226
23.1.1. Register Map.....	226
23.1.2. SOC.CFGAIO0.....	227
23.1.3. SOC.CFGAIO1.....	227
23.1.4. SOC.CFGAIO2.....	229
23.1.5. SOC.CFGAIO3.....	229
23.1.6. SOC.CFGAIO4.....	231
23.1.7. SOC.CFGAIO5.....	231
23.1.8. SOC.CFGAIO6.....	233
23.1.9. SOC.CFGAIO7.....	234
23.1.10. SOC.CFGAIO8.....	235
23.1.11. SOC.CFGAIO9.....	236
23.1.12. SOC.SIGSET.....	237
23.1.13. SOC.HPDAC.....	237
23.1.14. SOC.LPDAC0.....	237

23.1.15. SOC.LPDAC1.....	237
23.1.16. SOC.ADCSCAN.....	238
23.1.17. SOC.ADCIN1.....	238
23.1.18. SOC.PROTINTM.....	238
23.1.19. SOC.PROTSTAT.....	239
23.1.20. SOC.DOUTSIG0.....	239
23.1.21. SOC.DOUTSIG1.....	240
23.1.22. SOC.DINSIG0.....	240
23.1.23. SOC.DINSIG1.....	241
23.1.24. SOC.SIGINTM.....	241
23.1.25. SOC.SIGINTF.....	242
23.1.26. SOC.ENSIG.....	242
23.2. Details of Operation.....	243
23.2.1. Block Diagram.....	243
23.2.2. Configuration.....	243
23.2.3. Configurable Analog Front End.....	243
23.2.3.1. Configurable Analog Front End Enable.....	243
23.2.3.2. Integrated Temperature Sensor.....	243
23.3. AIO1, AIO0.....	244
23.3.1. Block Diagram.....	244
23.3.2. AIO1, AIO0.....	244
23.3.3. AIO1, AIO0 digital I/O Mode.....	244
23.3.3.1. AIO0 IO.....	245
23.3.3.2. AIO1 IO.....	245
23.3.3.3. AIO0 Polarity.....	245
23.3.3.4. AIO1 Polarity.....	245
23.3.4. AIO1, AIO0 differential Amplifier Mode.....	245
23.3.4.1. AIO1, AIO0 Differential Amplifier Gain.....	245
23.3.4.2. AIO1, AIO0 Differential Amplifier Reference.....	245
23.3.4.3. AIO1, AIO0 Differential Amplifier Calibration.....	245
23.3.5. AIO1, AIO0 Protection.....	245
23.3.5.1. HP10 Comparator.....	246
23.3.5.2. LP10 Comparator.....	246
23.4. AIO3, AIO2.....	247
23.4.1. Block Diagram.....	247
23.4.2. AIO3, AIO2.....	247
23.4.3. AIO3, AIO2 digital I/O Mode.....	247
23.4.3.1. AIO2 IO.....	248
23.4.3.2. AIO3 IO.....	248
23.4.3.3. AIO2 Polarity.....	248
23.4.3.4. AIO3 Polarity.....	248
23.4.4. AIO3, AIO2 differential Amplifier Mode DAO32.....	248
23.4.4.1. DAO32 Differential Amplifier Gain.....	248
23.4.4.2. DAO32 Differential Amplifier Reference.....	248
23.4.4.3. DAO32 Differential Amplifier Calibration.....	248
23.4.5. AIO3, AIO2 Protection.....	248
23.4.5.1. HP32 Comparator.....	249
23.4.5.2. LP32 Comparator.....	249
23.5. AIO5, AIO4.....	250
23.5.1. Block Diagram.....	250
23.5.2. AIO5, AIO4.....	250
23.5.3. AIO5, AIO4 digital I/O Mode.....	250
23.5.3.1. AIO4 IO.....	251
23.5.3.2. AIO5 IO.....	251

23.5.3.3. AIO4 Polarity.....	251
23.5.3.4. AIO5 Polarity.....	251
23.5.4. AIO5, AIO4 differential Amplifier Mode DAO54.....	251
23.5.4.1. DAO54 Differential Amplifier Gain.....	251
23.5.4.2. DAO54 Differential Amplifier Reference.....	251
23.5.4.3. DAO54 Differential Amplifier Calibration.....	251
23.5.5. AIO5, AIO4 Protection.....	251
23.5.5.1. HP54 Comparator.....	252
23.5.5.2. LP54 Comparator.....	252
23.6. AIO6.....	253
23.6.1. Block Diagram.....	253
23.6.2. AIO6.....	253
23.6.3. AIO6 digital I/O Mode.....	254
23.6.3.1. AIO6 IO.....	254
23.6.3.2. AIO6 IO Interrupt.....	254
23.6.3.3. AIO6 Polarity.....	254
23.6.4. AIO6 Single Ended Amplifier Mode.....	254
23.6.4.1. AIO6 Amplifier Gain.....	254
23.6.4.2. AIO6 Analog MUX.....	254
23.6.5. AIO6 Comparator Mode.....	254
23.6.5.1. AIO6 Comparator Hysteresis.....	254
23.6.5.2. AIO6 Comparator setting.....	255
23.6.5.3. AIO6 Comparator Polarity.....	255
23.6.5.4. AIO6 Comparator Output MUX.....	255
23.6.6. AIO6 Special Mode.....	255
23.6.6.1. AIO6 Special Mode MUX.....	255
23.6.6.2. AIO6 Special Mode ADMUX.....	255
23.6.6.3. AIO6 Special Mode OFFSET SWAP.....	255
23.6.7. AIO6 Push Button Mode.....	255
23.6.7.1. AIO6 Push Button Wake Up.....	255
23.6.7.2. AIO6 Push Button Power Down.....	255
23.6.7.3. AIO6 Push Button Hard Reset.....	256
23.7. AIO7.....	257
23.7.1. Block Diagram.....	257
23.7.2. AIO7.....	257
23.7.3. AIO7 digital I/O Mode.....	257
23.7.3.1. AIO7 IO.....	258
23.7.3.2. AIO7 IO Interrupt.....	258
23.7.3.3. AIO7 Polarity.....	258
23.7.4. AIO7 Single Ended Amplifier Mode.....	258
23.7.4.1. AIO7 Amplifier Gain.....	258
23.7.4.2. AIO7 Analog MUX.....	258
23.7.5. AIO7 Comparator Mode.....	258
23.7.5.1. AIO7 Comparator Hysteresis.....	258
23.7.5.2. AIO7 Comparator Reference.....	258
23.7.5.3. AIO7 Comparator Polarity.....	259
23.7.5.4. AIO7 Comparator Output.....	259
23.7.6. AIO7 Special Mode.....	259
23.7.6.1. AIO7 Comparator Hysteresis.....	259
23.7.6.2. AIO7 Comparator Reference.....	259
23.7.6.3. AIO7 Comparator Reference Star Point.....	259
23.7.6.4. AIO7 Voltage Reading.....	259
23.7.6.5. AIO7 Comparator Output.....	259
23.7.6.6. AIO7 POS S/H Bypass.....	259

23.7.6.7. AIO7 nIRQ2/POS Selector.....	260
23.8. AIO8.....	261
23.8.1. Block Diagram.....	261
23.8.2. AIO8.....	261
23.8.3. AIO8 digital I/O Mode.....	261
23.8.3.1. AIO8 IO.....	262
23.8.3.2. AIO8 IO Interrupt.....	262
23.8.3.3. AIO8 Polarity.....	262
23.8.4. AIO8 Single Ended Amplifier Mode.....	262
23.8.4.1. AIO8 Amplifier Gain.....	262
23.8.4.2. AIO8 Analog MUX.....	262
23.8.5. AIO8 Comparator Mode.....	262
23.8.5.1. AIO8 Comparator Hysteresis.....	262
23.8.5.2. AIO8 Comparator Reference.....	262
23.8.5.3. AIO8 Comparator Polarity.....	263
23.8.5.4. AIO8 Comparator Output.....	263
23.8.6. AIO8 Special Mode.....	263
23.8.6.1. AIO8 Comparator Hysteresis.....	263
23.8.6.2. AIO8 Comparator Reference.....	263
23.8.6.3. AIO8 Comparator Reference Star Point.....	263
23.8.6.4. AIO8 Voltage Reading.....	263
23.8.6.5. AIO8 Comparator Output.....	263
23.8.6.6. AIO8 POS S/H Bypass.....	263
23.8.6.7. AIO8 nIRQ2/POS Selector.....	264
23.9. AIO9.....	265
23.9.1. Block Diagram.....	265
23.9.2. AIO9.....	265
23.9.3. AIO9 digital I/O Mode.....	265
23.9.3.1. AIO9 IO.....	266
23.9.3.2. AIO9 IO Interrupt.....	266
23.9.3.3. AIO9 Polarity.....	266
23.9.4. AIO9 Single Ended Amplifier Mode.....	266
23.9.4.1. AIO9 Amplifier Gain.....	266
23.9.4.2. AIO9 Analog MUX.....	266
23.9.5. AIO9 Comparator Mode.....	266
23.9.5.1. AIO9 Comparator Hysteresis.....	266
23.9.5.2. AIO9 Comparator Reference.....	266
23.9.5.3. AIO9 Comparator Polarity.....	267
23.9.5.4. AIO9 Comparator Output.....	267
23.9.6. AIO9 Special Mode.....	267
23.9.6.1. AIO9 Comparator Hysteresis.....	267
23.9.6.2. AIO9 Comparator Reference.....	267
23.9.6.3. AIO9 Comparator Reference Star Point.....	267
23.9.6.4. AIO9 Voltage Reading.....	267
23.9.6.5. AIO9 Comparator Output.....	267
23.9.6.6. AIO9 POS S/H Bypass.....	267
23.9.6.7. AIO9 nIRQ2/POS Selector.....	268
23.10. EMUX and ADMUX.....	269
23.10.1. Block Diagram.....	269
23.10.2. EMUX.....	269
23.10.2.1. EMUX Enable.....	269
23.10.2.2. EMUXD Packet Structure.....	269
23.10.2.3. EMUX Timing.....	270
23.10.3. ADMUX.....	270

23.10.3.1. ADMUX Control.....	270
23.10.3.2. ADMUX Buffer.....	271
23.10.3.3. ADMUX.....	271
24. Application Specific Power Driver.....	272
24.1. Register.....	272
24.1.1. Register Map.....	272
24.1.2. SOC.CFGDRV0.....	272
24.1.3. SOC.CFGDRV1.....	272
24.1.4. SOC.CFGDRQ6.....	273
24.1.5. SOC.CFGDRQ7.....	273
24.1.6. SOC.DOUTDRV.....	274
24.1.7. SOC.DINDRV.....	274
24.1.8. SOC.ENDRV.....	275
24.1.9. SOC.PROTCTL.....	275
24.2. Details of Operation.....	276
24.2.1. Block Diagram.....	276
24.2.2. Configuration.....	276
24.2.3. Application Specific Power Driver.....	276
24.2.3.1. Application Specific Power Driver Enable.....	276
24.3. ENHS1, ENLS1 Protection.....	277
24.3.1. Block Diagram.....	277
24.3.2. ENHS1, ENLS1 Protection.....	277
24.3.2.1. Protection Enable.....	277
24.3.2.2. Input Signal Selection.....	277
24.4. ENHS2, ENLS2 Protection.....	278
24.4.1. Block Diagram.....	278
24.4.2. ENHS2, ENLS2 Protection.....	278
24.4.2.1. Protection Enable.....	278
24.5. DRL0 Low Side Driver.....	279
24.5.1. Block Diagram.....	279
24.5.2. DRL0.....	279
24.5.2.1. DRL0 Propagation Delay.....	279
24.5.2.2. DRL0 Enable.....	279
24.6. DRL1 Low Side Driver.....	280
24.6.1. Block Diagram.....	280
24.6.2. DRL1.....	280
24.6.2.1. DRL1 Propagation Delay.....	280
24.6.2.2. DRL1 Enable and Protection.....	280
24.7. DRL2 Low Side Driver.....	281
24.7.1. Block Diagram.....	281
24.7.2. DRL2.....	281
24.7.2.1. DRL2 Propagation Delay.....	281
24.7.2.2. DRL2 Enable and Protection.....	281
24.8. DRL3 Low Side Driver.....	282
24.8.1. Block Diagram.....	282
24.8.2. DRL3.....	282
24.8.2.1. DRL3 Propagation Delay.....	282
24.8.2.2. DRL3 Enable and Protection.....	282
24.9. DXH3 High Side Driver.....	283
24.9.1. Block Diagram.....	283
24.9.2. DXH3.....	283
24.9.2.1. DXH3 Protection.....	283
24.10. DXH4 High Side Driver.....	284
24.10.1. Block Diagram.....	284

24.10.2. DXH4.....	284
24.10.2.1. DXH4 Protection.....	284
24.11. DXH5 High Side Driver.....	285
24.11.1. Block Diagram.....	285
24.11.2. DXH5.....	285
24.11.2.1. DXH5 Protection.....	285
25. Arm Cortex-M0 Reference.....	286
25.1. Introduction.....	286
25.1.1. Overview.....	286
25.1.2. About the Cortex-M0 processor and core peripherals.....	286
25.1.2.1. System-level interface.....	287
25.1.2.2. Integrated configurable debug.....	287
25.1.2.3. Cortex-M0 processor features summary.....	287
25.1.2.4. Cortex-M0 core peripherals.....	287
25.1.2.4.1. NVIC.....	287
25.1.2.4.2. System Control Block.....	287
25.1.2.4.3. System timer.....	288
25.2. The Cortex-M0 Processor.....	288
25.2.1. Programmers Model.....	288
25.2.1.1. Processor modes.....	288
25.2.1.2. Stacks.....	288
25.2.1.3. Core Registers.....	288
25.2.1.3.1. General-purpose registers.....	289
25.2.1.3.2. Stack Pointer.....	289
25.2.1.3.3. Link Register.....	290
25.2.1.3.4. Program Counter.....	290
25.2.1.3.5. Program Status Register.....	290
25.2.1.3.6. Application Program Status Register.....	291
25.2.1.3.7. Interrupt Program Status Register.....	291
25.2.1.3.8. Execution Program Status Register.....	292
25.2.1.3.9. Interruptible-restartable instructions.....	292
25.2.1.3.10. Exception mask register.....	293
25.2.1.3.11. Priority Mask Register.....	293
25.2.1.3.12. Control Register.....	293
25.2.1.4. Exceptions and interrupts.....	294
25.2.1.5. Data Types.....	294
25.2.1.6. The Cortex Microcontroller Software Interface Standard.....	295
25.2.2. Memory model.....	295
25.2.2.1. Memory regions, types and attributes.....	296
25.2.2.1.1. Normal.....	296
25.2.2.1.2. Device.....	296
25.2.2.1.3. Strongly-ordered.....	297
25.2.2.1.4. Execute Never (XN).....	297
25.2.2.2. Memory system ordering of memory accesses.....	297
25.2.2.3. Behavior of memory accesses.....	297
25.2.2.4. Software ordering of memory accesses.....	298
25.2.2.4.1. DMB.....	298
25.2.2.4.2. DSB.....	298
25.2.2.4.3. ISB.....	298
25.2.2.4.4. Vector table.....	299
25.2.2.4.5. Self-modifying code.....	299
25.2.2.4.6. Memory map switching.....	299
25.2.2.5. Memory endianness.....	299
25.2.2.5.1. Little-endian format.....	299

25.2.3. Exception model.....	300
25.2.3.1. Exception states.....	300
25.2.3.1.1. Inactive.....	300
25.2.3.1.2. Pending.....	300
25.2.3.1.3. Active.....	300
25.2.3.1.4. Active and pending.....	300
25.2.3.2. Exception types.....	300
25.2.3.2.1. Reset.....	300
25.2.3.2.2. NMI.....	300
25.2.3.2.3. HardFault.....	300
25.2.3.2.4. SVCall.....	301
25.2.3.2.5. PendSV.....	301
25.2.3.2.6. SysTick.....	301
25.2.3.2.7. Interrupt (IRQ).....	301
25.2.3.3. Exception handlers.....	302
25.2.3.3.1. Interrupt Service Routines (ISRs).....	302
25.2.3.3.2. Fault handler.....	302
25.2.3.3.3. System handlers.....	302
25.2.3.4. Vector table.....	302
25.2.3.5. Exception priorities.....	303
25.2.3.6. Exception entry and return.....	304
25.2.3.6.1. Preemption.....	304
25.2.3.6.2. Return.....	304
25.2.3.6.3. Tail-chaining.....	304
25.2.3.6.4. Late-arriving.....	304
25.2.3.6.5. Exception entry.....	304
25.2.3.6.6. Exception return.....	305
25.2.4. Fault handling.....	306
25.2.4.1. Lockup.....	306
25.2.5. Power management.....	307
25.2.5.1. Entering sleep mode.....	307
25.2.5.1.1. Wait for interrupt.....	307
25.2.5.1.2. Wait for event.....	307
25.2.5.1.3. Sleep-on-exit.....	308
25.2.5.2. Wakeup from sleep mode.....	308
25.2.5.2.1. Wakeup from WFI or sleep-on-exit.....	308
25.2.5.2.2. Wakeup from WFE.....	308
25.2.5.3. The Wakeup Interrupt Controller.....	308
25.2.5.4. The external event input.....	308
25.2.5.5. Power management programming hints.....	309
25.3. The Cortex-M0 Instruction Set.....	309
25.3.1. Instruction set summary.....	309
25.3.2. Intrinsic Functions.....	311
25.3.3. About the Instruction Descriptions.....	312
25.3.3.1. Operands.....	312
25.3.3.2. Restrictions when using PC or SP.....	312
25.3.3.3. Shift Operations.....	312
25.3.3.3.1. ASR.....	313
25.3.3.3.2. LSR.....	313
25.3.3.3.3. LSL.....	314
25.3.3.3.4. ROR.....	314
25.3.3.4. Address alignment.....	315
25.3.3.5. PC-relative expressions.....	315
25.3.3.6. Conditional execution.....	315

25.3.3.6.1. The condition flags.....	316
25.3.3.6.2. Condition code suffixes.....	316
25.3.4. Memory access instructions.....	317
25.3.4.1. ADR.....	317
25.3.4.1.1. Syntax.....	317
25.3.4.1.2. Operation.....	318
25.3.4.1.3. Restrictions.....	318
25.3.4.1.4. Condition flags.....	318
25.3.4.1.5. Examples.....	318
25.3.4.2. LDR and STR, immediate offset.....	318
25.3.4.2.1. Syntax.....	318
25.3.4.2.2. Operation.....	319
25.3.4.2.3. Restrictions.....	319
25.3.4.2.4. Condition flags.....	319
25.3.4.2.5. Examples.....	319
25.3.4.3. LDR and STR, register offset.....	319
25.3.4.3.1. Syntax.....	319
25.3.4.3.2. Operation.....	320
25.3.4.3.3. Restrictions.....	320
25.3.4.3.4. Condition flags.....	320
25.3.4.3.5. Examples.....	320
25.3.4.4. LDR, PC-relative.....	320
25.3.4.4.1. Syntax.....	320
25.3.4.4.2. Operation.....	321
25.3.4.4.3. Restrictions.....	321
25.3.4.4.4. Condition flags.....	321
25.3.4.4.5. Examples.....	321
25.3.4.5. LDM and STM.....	321
25.3.4.5.1. Syntax.....	321
25.3.4.5.2. Operation.....	322
25.3.4.5.3. Restrictions.....	322
25.3.4.5.4. Condition flags.....	322
25.3.4.5.5. Examples.....	322
25.3.4.5.6. Incorrect examples.....	322
25.3.4.6. PUSH and POP.....	322
25.3.4.6.1. Syntax.....	323
25.3.4.6.2. Operation.....	323
25.3.4.6.3. Restrictions.....	323
25.3.4.6.4. Condition flags.....	323
25.3.4.6.5. Examples.....	323
25.3.5. General data processing instructions.....	323
25.3.5.1. ADC, ADD, RSB, SBC, and SUB.....	325
25.3.5.1.1. Syntax.....	325
25.3.5.1.2. Operation.....	325
25.3.5.1.3. Restrictions.....	326
25.3.5.1.4. Examples.....	326
25.3.5.2. AND, ORR, EOR, and BIC.....	327
25.3.5.2.1. Syntax.....	327
25.3.5.2.2. Operation.....	327
25.3.5.2.3. Restrictions.....	327
25.3.5.2.4. Condition flags.....	327
25.3.5.2.5. Examples.....	327
25.3.5.3. ASR, LSL, LSR, and ROR.....	328
25.3.5.3.1. Syntax.....	328

25.3.5.3.2. Operation.....	328
25.3.5.3.3. Restrictions.....	328
25.3.5.3.4. Condition flags.....	329
25.3.5.3.5. Examples.....	329
25.3.5.4. CMP and CMN.....	329
25.3.5.4.1. Syntax.....	329
25.3.5.4.2. Operation.....	329
25.3.5.4.3. Restrictions.....	329
25.3.5.4.4. Condition flags.....	330
25.3.5.4.5. Examples.....	330
25.3.5.5. MOV and MVN.....	330
25.3.5.5.1. Syntax.....	330
25.3.5.5.2. Operation.....	330
25.3.5.5.3. Restrictions.....	331
25.3.5.5.4. Condition flags.....	331
25.3.5.5.5. Example.....	331
25.3.5.6. MULS.....	331
25.3.5.6.1. Syntax.....	331
25.3.5.6.2. Operation.....	332
25.3.5.6.3. Restrictions.....	332
25.3.5.6.4. Condition flags.....	332
25.3.5.6.5. Examples.....	332
25.3.5.7. REV, REV16, and REVSH.....	332
25.3.5.7.1. Syntax.....	332
25.3.5.7.2. Operation.....	332
25.3.5.7.3. Restrictions.....	333
25.3.5.7.4. Condition flags.....	333
25.3.5.7.5. Examples.....	333
25.3.5.8. SXT and UXT.....	333
25.3.5.8.1. Syntax.....	333
25.3.5.8.2. Operation.....	333
25.3.5.8.3. Restrictions.....	334
25.3.5.8.4. Condition flags.....	334
25.3.5.8.5. Examples.....	334
25.3.5.9. TST.....	334
25.3.5.9.1. Syntax.....	334
25.3.5.9.2. Operation.....	334
25.3.5.9.3. Restrictions.....	335
25.3.5.9.4. Condition flags.....	335
25.3.5.9.5. Examples.....	335
25.3.6. Branch and control instructions.....	335
25.3.6.1. B, BL, BX, and BLX.....	335
25.3.6.1.1. Syntax.....	335
25.3.6.1.2. Operation.....	336
25.3.6.1.3. Restrictions.....	336
25.3.7. Miscellaneous instructions.....	337
25.3.7.1. BKPT.....	337
25.3.7.1.1. Syntax.....	337
25.3.7.1.2. Operation.....	337
25.3.7.1.3. Restrictions.....	338
25.3.7.1.4. Condition flags.....	338
25.3.7.1.5. Examples.....	338
25.3.7.2. CPS.....	338
25.3.7.2.1. Syntax.....	338

25.3.7.2.2. Operation.....	338
25.3.7.2.3. Restrictions.....	338
25.3.7.2.4. Condition flags.....	338
25.3.7.2.5. Examples.....	338
25.3.7.3. DMB.....	339
25.3.7.3.1. Syntax.....	339
25.3.7.3.2. Operation.....	339
25.3.7.3.3. Restrictions.....	339
25.3.7.3.4. Condition flags.....	339
25.3.7.3.5. Examples.....	339
25.3.7.4. DSB.....	339
25.3.7.4.1. Syntax.....	339
25.3.7.4.2. Operation.....	339
25.3.7.4.3. Restrictions.....	340
25.3.7.4.4. Condition flags.....	340
25.3.7.4.5. Examples.....	340
25.3.7.5. ISB.....	340
25.3.7.5.1. Syntax.....	340
25.3.7.5.2. Operation.....	340
25.3.7.5.3. Restrictions.....	340
25.3.7.5.4. Condition flags.....	340
25.3.7.5.5. Examples.....	340
25.3.7.6. MRS.....	340
25.3.7.6.1. Syntax.....	341
25.3.7.6.2. Operation.....	341
25.3.7.6.3. Restrictions.....	341
25.3.7.6.4. Condition flags.....	341
25.3.7.6.5. Examples.....	341
25.3.7.7. MSR.....	341
25.3.7.7.1. Syntax.....	341
25.3.7.7.2. Operation.....	342
25.3.7.7.3. Restrictions.....	342
25.3.7.7.4. Condition flags.....	342
25.3.7.7.5. Examples.....	342
25.3.7.8. NOP.....	342
25.3.7.8.1. Syntax.....	342
25.3.7.8.2. Operation.....	342
25.3.7.8.3. Restrictions.....	342
25.3.7.8.4. Condition flags.....	342
25.3.7.8.5. Examples.....	342
25.3.7.9. SEV.....	343
25.3.7.9.1. Syntax.....	343
25.3.7.9.2. Operation.....	343
25.3.7.9.3. Restrictions.....	343
25.3.7.9.4. Condition flags.....	343
25.3.7.9.5. Examples.....	343
25.3.7.10. SVC.....	343
25.3.7.10.1. Syntax.....	343
25.3.7.10.2. Operation.....	343
25.3.7.10.3. Restrictions.....	344
25.3.7.10.4. Condition flags.....	344
25.3.7.10.5. Examples.....	344
25.3.7.11. WFE.....	344
25.3.7.11.1. Syntax.....	344

25.3.7.11.2. Operation.....	344
25.3.7.11.3. Restrictions.....	344
25.3.7.11.4. Condition flags.....	345
25.3.7.11.5. Examples.....	345
25.3.7.12. WFI.....	345
25.3.7.12.1. Syntax.....	345
25.3.7.12.2. Operation.....	345
25.3.7.12.3. Restrictions.....	345
25.3.7.12.4. Condition flags.....	345
25.3.7.12.5. Examples.....	345
25.4. Cortex-M0 Peripherals.....	346
25.4.1. About the Cortex-M0 peripherals.....	346
25.4.2. Nested Vectored Interrupt Controller.....	346
25.4.2.1. Accessing the Cortex-M0 NVIC registers using CMSIS.....	347
25.4.2.2. Interrupt Set-enable Register.....	347
25.4.2.3. Interrupt Clear-enable Register.....	348
25.4.2.4. Interrupt Set-pending Register.....	348
25.4.2.5. Interrupt Clear-pending Register.....	349
25.4.2.6. Interrupt Priority Registers.....	349
25.4.2.7. Level-sensitive and pulse interrupts.....	350
25.4.2.7.1. Hardware and software control of interrupts.....	351
25.4.2.8. NVIC usage hints and tips.....	351
25.4.2.8.1. NVIC programming hints.....	351
25.4.3. System Control Block.....	352
25.4.3.1. The CMSIS mapping of the Cortex-M0 SCB registers.....	352
25.4.3.2. CPUID Register.....	352
25.4.3.3. Interrupt Control and State Register.....	353
25.4.3.4. Application Interrupt and Reset Control Register.....	355
25.4.3.5. System Control Register.....	356
25.4.3.6. Configuration and Control Register.....	357
25.4.3.7. System Handler Priority Registers.....	357
25.4.3.7.1. System Handler Priority Register 2.....	358
25.4.3.7.2. System Handler Priority Register 3.....	358
25.4.3.8. SCB usage hints and tips.....	359
25.4.4. System timer, SysTick.....	359
25.4.4.1. SysTick Control and Status Register.....	359
25.4.4.2. SysTick Reload Value Register.....	360
25.4.4.2.1. Calculating the RELOAD value.....	360
25.4.4.3. SysTick Current Value Register.....	360
25.4.4.4. SysTick Calibration Value Register.....	361
25.4.4.5. SysTick usage hints and tips.....	361
26. Legal Information.....	363

LIST OF TABLES

Table 2-1. Embedded FLASH Register Map.....	34
Table 2-2. ROM Register Map.....	35
Table 2-3. System Clock Control Register Map.....	36
Table 2-4. FLASH Memory Controller Register Map.....	37
Table 2-5. Watchdog Timer Register Map.....	37
Table 2-6. General Purpose Timer Register Map.....	37
Table 2-7. GPIO Port A Register Map.....	37
Table 2-8. GPIO Port B Register Map.....	38
Table 2-9. GPIO Port AB Register Map.....	39
Table 2-10. GPIO Port C Register Map.....	39
Table 2-11. GPIO Port D Register Map.....	39
Table 2-12. GPIO Port CD Register Map.....	40
Table 2-13. GPIO Port E Register Map.....	40
Table 2-14. Timer A Register Map.....	41
Table 2-15. Timer B Register Map.....	42
Table 2-16. Timer C Register Map.....	42
Table 2-17. Timer D Register Map.....	43
Table 2-18. EMUX Register Map.....	43
Table 2-19. ADC Register Map.....	43
Table 2-20. ADC Auto-Sampling Sequencer 0 Register Map.....	43
Table 2-21. ADC Auto-Sampling Sequencer 1 Register Map.....	44
Table 2-22. I2C Register Map.....	44
Table 2-23. UART Register Map.....	45
Table 2-24. SOC Bus Bridge Register Map.....	45
Table 2-25. SPI Register Map.....	45
Table 2-26. Multi-Mode Power Manager Register Map.....	46
Table 3-1. Information Block Register Map.....	47
Table 4-1. System Clock Control Register Map.....	49
Table 5-1. Watchdog Timer Register Map.....	54
Table 6-1. General Purpose Timer Register Map.....	58
Table 7-1. GPIO Port A Register Map.....	61
Table 8-1. GPIO Port B Register Map.....	71
Table 9-1. GPIO Port C Register Map.....	78
Table 10-1. GPIO Port D Register Map.....	86
Table 11-1. GPIO Port E Register Map.....	96
Table 12-1. Timer A Register Map.....	106
Table 12-2. Timer A Signal to Pin Mapping.....	122
Table 13-1. Timer B Register Map.....	123
Table 13-2. Timer B Signal to Pin Mapping.....	134
Table 14-1. Timer C Register Map.....	135
Table 14-2. Timer C Signal to Pin Mapping.....	145
Table 15-1. Timer D Register Map.....	146
Table 15-2. Timer D Signal to Pin Mapping.....	155
Table 16-1. FLASH Memory Controller Register Map.....	156
Table 17-1. Register Map – EMUX.....	163
Table 17-2. Register Map – ADC.....	163
Table 17-3. Register Map – ADC Auto Sequencer 0.....	163
Table 17-4. Register Map – ADC Auto Sequencer 1.....	163
Table 18-1. I2C Register Map.....	186
Table 19-1. UART Register Map.....	195
Table 20-1. SOC Bus Bridge Register Map.....	204

Table 21-1. SPI Register Map.....	210
Table 22-1. Multi-Mode Power Manager Register Map.....	221
Table 23-1. Configurable Analog Front End Register Map.....	226
Table 24-1. Application Specific Power Driver Register Map.....	272
Table 25-1. Summary of processor mode and stack use options.....	288
Table 25-2. Core register set summary.....	289
Table 25-3. Core register set summary.....	290
Table 25-4. APSR bit assignments.....	291
Table 25-5. IPSR bit assignments.....	291
Table 25-6. EPSR bit assignments.....	292
Table 25-7. PRIMASK register bit assignments.....	293
Table 25-8. CONTROL register bit assignments.....	293
Table 25-9. Memory Access Behavior.....	297
Table 25-10. Properties of the different exception types.....	301
Table 25-11. Execution return behavior.....	306
Table 25-12. Cortex-M0 instructions.....	309
Table 25-13. CMSIS intrinsic functions to generate some Cortex-M0 instructions.....	311
Table 25-14. CMSIS intrinsic functions to access special registers.....	312
Table 25-15. Condition code suffixes.....	316
Table 25-16. Memory access instructions.....	317
Table 25-17. Data processing instructions.....	324
Table 25-18. ADC, ADD, RSB, SBC, and SUB operand restrictions.....	326
Table 25-19. Branch and Control instructions.....	335
Table 25-20. Branch ranges.....	336
Table 25-21. Miscellaneous instructions.....	337
Table 25-22. Core peripheral register regions.....	346
Table 25-23. NVIC register summary.....	346
Table 25-24. CMSIS access NVIC functions.....	347
Table 25-25. ISER bit assignments.....	347
Table 25-26. ICER bit assignments.....	348
Table 25-27. ISPR bit assignments.....	348
Table 25-28. ICPR bit assignments.....	349
Table 25-29. IPR bit assignments.....	350
Table 25-30. CMSIS access NVIC functions.....	352
Table 25-31. Summary of the SCB register.....	352
Table 25-32. CPUID register bit assignments.....	353
Table 25-33. ICSR register bit assignments.....	354
Table 25-34. AIRCR register bit assignments.....	355
Table 25-35. SCR register bit assignments.....	356
Table 25-36. CCR register bit assignments.....	357
Table 25-37. System fault handler priority fields.....	358
Table 25-38. SHPR2 register bit assignments.....	358
Table 25-39. SHPR3 register bit assignments.....	358
Table 25-40. System timer register summary.....	359
Table 25-41. SYST_CSR register bit assignments.....	359
Table 25-42. SYST_RVR register bit assignments.....	360
Table 25-43. SYST_CVR register bit assignments.....	361
Table 25-44. SYST_CALIB register bit assignments.....	361

LIST OF REGISTERS

Register 3-1. ROOSC11 (ROOSC11 Frequency Value, 0x0010 0010).....	47
Register 3-2. ADCGAIN (ADC Gain Value, 0x0010 0020).....	47
Register 3-3. ADCOFF (ADC Offset, 0x0010 0024).....	47
Register 3-4. FTTEMP (FT Temp value, 0x0010 0028).....	47
Register 3-5. TEMPS (Temperature Sensor reading, 0x0010 002A).....	48
Register 3-6. CLKREF (CLKREF Frequency Value, 0x0010 002C).....	48
Register 3-7. PACIDR (PAC part number and revision, 0x0010 0044).....	48
Register 4-1. CCSCTL (System Clock Control, 0x4000 0000).....	49
Register 4-2. PLLCTL (PLL Control, 0x4000 0004).....	50
Register 4-3. OSCCTL (Ring Oscillator Control, 0x4000 0008).....	50
Register 4-4. XTALCTL (Crystal Driver Control, 0x4000 000C).....	50
Table 4-5. PLL output frequency settings using 4MHz ROOSC as input.....	52
Register 5-1. WDTCTL (Watchdog Timer Control, 0x4003 0000).....	54
Register 5-2. WDTCDV (Watchdog Timer Count-Down Value, 0x4003 0004).....	55
Register 5-3. WDTCTR (Watchdog Timer Counter, 0x4003 0008).....	55
Register 6-1. RTCCTL (Real Time Clock Control, 0x4004 0000).....	58
Register 6-2. RTCCDV (Real Time Clock Count-Down Value, 0x4004 0004).....	59
Register 6-3. RTCCTR (Real Time Clock Counter, 0x4004 0008).....	59
Register 7-1. GPIOAOUT (GPIO Port A Output, 0x4007 0000).....	61
Register 7-2. GPIOAOUTEN (GPIO Port A Output Enable, 0x4007 0004).....	62
Register 7-3. GPIOADS (GPIO Port A Output Drive Strength, 0x4007 0008).....	62
Register 7-4. GPIOAPU (GPIO Port A Weak Pull Up, 0x4007 000C).....	63
Register 7-5. GPIOAPD (GPIO Port A Weak Pull Down, 0x4007 0010).....	64
Register 7-6. GPIOAIN (GPIO Port A Input, 0x4007 0014).....	64
Register 7-7. GPIOAPSEL (GPIO Port A Peripheral Select, 0x4007 001C).....	65
Register 7-8. GPIOAINTP (GPIO Port A Interrupt Polarity, 0x4007 0020).....	66
Register 7-9. GPIOAINTEN (GPIO Port A Interrupt Enable, 0x4007 0024).....	66
Register 7-10. GPIOAINTF (GPIO Port A Interrupt Flag, 0x4007 0028).....	67
Register 7-11. GPIOAINTM (GPIO Port A Interrupt Mask, 0x4007 002C).....	67
Register 8-1. GPIOBOUT (GPIO Port B Output, 0x4007 0040).....	71
Register 8-2. GPIOBOUTEN (GPIO Port B Output Enable, 0x4007 0044).....	71
Register 8-3. GPIOBDS (GPIO Port B Output Drive Strength, 0x4007 0048).....	72
Register 8-4. GPIOBPU (GPIO Port B Weak Pull Up, 0x4007 004C).....	72
Register 8-5. GPIOBPD (GPIO Port B Weak Pull Down, 0x4007 0050).....	72
Register 8-6. GPIOBIN (GPIO Port B Input, 0x4007 0054).....	73
Register 8-7. GPIOBPSEL (GPIO Port B Peripheral Select, 0x4007 005C).....	73
Register 8-8. GPGPIOIOBINTP (GPIO Port B Interrupt Polarity, 0x4007 0060).....	74
Register 8-9. GPIOBINTE (GPIO Port B Interrupt Enable, 0x4007 0064).....	74
Register 8-10. GPIOBINTF (GPIO Port B Interrupt Flag, 0x4007 0068).....	75
Register 8-11. GPIOBINTM (GPIO Port B Interrupt Mask, 0x4007 006C).....	75
Register 9-1. GPIOCOUT (GPIO Port C Output, 0x4008 0000).....	78
Register 9-2. GPIOCOUTEN (GPIO Port C Output Enable, 0x4008 0004).....	79
Register 9-3. GPIOCIN (GPIO Port C Input, 0x4008 0018).....	79
Register 9-4. GPIOCINE (GPIO Port C Input Enable, 0x4008 0014).....	80
Register 9-5. GPIOCINTP (GPIO Port C Interrupt Polarity, 0x4008 0020).....	80
Register 9-6. GPIOCINTE (GPIO Port C Interrupt Enable, 0x4008 0024).....	81
Register 9-7. GPIOCINTF (GPIO Port C Interrupt, 0x4008 0028).....	82
Register 9-8. GPIOCINTM (GPIO Port C Interrupt Mask, 0x4008 002C).....	82
Register 10-1. GPIODO (GPIO Port D Output, 0x4008 0040).....	86
Register 10-2. GPIODOUTEN (GPIO Port D Output Enable, 0x4008 0044).....	87
Register 10-3. GPIODDS (GPIO Port D Output Drive Strength, 0x4008 0048).....	87

Register 10-4. GPIODPU (GPIO Port D Weak Pull Up, 0x4008 004C).....	88
Register 10-5. GPIODPD (GPIO Port D Weak Pull Down, 0x4008 0050).....	88
Register 10-6. GPIODIN (GPIO Port D Input, 0x4008 0054).....	89
Register 10-7. GPIODPSEL (GPIO Port D Peripheral Select, 0x4008 005C).....	90
Register 10-8. GPIODINTP (GPIO Port D Interrupt Polarity, 0x4008 0060).....	90
Register 10-9. GPIODINTE (GPIO Port D Interrupt Enable, 0x4008 0064).....	91
Register 10-10. GPIODINTF (GPIO Port D Interrupt, 0x4008 0068).....	92
Register 10-11. GPIODINTM (GPIO Port D Interrupt Mask, 0x4008 006C).....	92
Register 11-1. GPIOEOUT (GPIO Port E Output, 0x4009 0000).....	96
Register 11-2. GPIOEOUTEN (GPIO Port E Output Enable, 0x4009 0004).....	97
Register 11-3. GPIOEDS (GPIO Port E Output Drive Strength, 0x4009 0008).....	97
Register 11-4. GPIOEPU (GPIO Port E Weak Pull Up, 0x4009 000C).....	98
Register 11-5. GPIOEPD (GPIO Port E Weak Pull Down, 0x4009 0010).....	98
Register 11-6. GPIOEIN (GPIO Port E Input, 0x4009 0014).....	99
Register 11-7. GPIOEPSEL (GPIO Port E Peripheral Select, 0x4009 001C).....	100
Register 11-8. GPIOEINTP (GPIO Port E Interrupt Polarity, 0x4009 0020).....	100
Register 11-9. GPIOEINTE (GPIO Port E Interrupt Enable, 0x4009 0024).....	101
Register 11-10. GPIOEINTF (GPIO Port E Interrupt Flag, 0x4009 0028).....	102
Register 11-11. GPIOEINTM (GPIO Port E Interrupt Mask, 0x4009 002C).....	102
Register 12-1. TACTL (Timer A Control, 0x400D 0000).....	107
Register 12-2. TAPRD (Timer A Period, 0x400D 0004).....	107
Register 12-3. TACTR (Timer A Counter, 0x400D 0008).....	108
Register 12-4. TACC0CTRL (Timer A PWMA0 Capture and Compare Control, 0x400D 0040).....	108
Register 12-5. TACC0CTR (Timer A PWMA0 Capture and Compare Counter, 0x400D 0044).....	108
Register 12-6. TACC1CTRL (Timer A PWMA1 Capture and Compare Control, 0x400D 0048).....	108
Register 12-7. TACC1CTR (Timer A PWMA1 Capture and Compare Counter, 0x400D 004C).....	109
Register 12-8. TACC2CTRL (Timer A PWMA2 Capture and Compare Control, 0x400D 0050).....	109
Register 12-9. TACC2CTR (Timer A PWMA2 Capture and Compare Counter, 0x400D 0054).....	109
Register 12-10. TACC3CTRL (Timer A PWMA3 Capture and Compare Control, 0x400D 0058).....	109
Register 12-11. TACC3CTR (Timer A PWMA3 Capture and Compare Counter, 0x400D 005C).....	110
Register 12-12. TACC4CTRL (Timer A PWMA4 Capture and Compare Control, 0x400D 0060).....	110
Register 12-13. TACC4CTR (Timer A PWMA4 Capture and Compare Counter, 0x400D 0064).....	110
Register 12-14. TACC5CTRL (Timer A PWMA5 Capture and Compare Control, 0x400D 0068).....	111
Register 12-15. TACC5CTR (Timer A PWMA5 Capture and Compare Counter, 0x400D 006C).....	111
Register 12-16. TACC6CTRL (Timer A PWMA6 Capture and Compare Control, 0x400D 0070).....	111
Register 12-17. TACC6CTR (Timer A PWMA6 Capture and Compare Counter, 0x400D 0074).....	112
Register 12-18. TACC7CTRL (Timer A PWMA7 Capture and Compare Control, 0x400D 0078).....	112
Register 12-19. TACC7CTR (Timer A PWMA7 Capture and Compare Counter, 0x400D 007C).....	112
Register 12-20. DTGA0CTL (Timer A Dead Time Generator 0 Control, 0x400D 00A0).....	112
Register 12-21. DTGA0LED (Timer A Dead Time Generator 0 Leading Edge Delay, 0x400D 00A4).....	113
Register 12-22. DTGA0TED (Timer A Dead Time Generator 0 Trailing Edge Delay, 0x400D 00A8).....	113
Register 12-23. DTGA1CTL (Timer A Dead Time Generator 1 Control, 0x400D 00B0).....	113
Register 12-24. DTGA1LED (Timer A Dead Time Generator 1 Leading Edge Delay, 0x400D 00B4).....	113
Register 12-25. DTGA1TED (Timer A Dead Time Generator 1 Trailing Edge Delay, 0x400D 00B8).....	114
Register 12-26. DTGA2CTL (Timer A Dead Time Generator 2 Control, 0x400D 00C0).....	114
Register 12-27. DTGA2LED (Timer A Dead Time Generator 2 Leading Edge Delay, 0x400D 00C4).....	114
Register 12-28. DTGA2TED (Timer A Dead Time Generator 2 Trailing Edge Delay, 0x400D 00C8).....	114
Register 12-29. DTGA3CTL (Timer A Dead Time Generator 3 Control, 0x400D 00D0).....	115
Register 12-30. DTGA3LED (Timer A Dead Time Generator 3 Leading Edge Delay, 0x400D 00D4).....	115
Register 12-31. DTGA3TED (Timer A Dead Time Generator 3 Trailing Edge Delay, 0x400D 00D8).....	115
Register 13-1. TBCTL (Timer B Control, 0x400E 0000).....	123
Register 13-2. TBPRD (Timer B Period, 0x400E 0004).....	124
Register 13-3. TBCTR (Timer B Counter, 0x400E 0008).....	124
Register 13-4. TBCC0CTRL (Timer B PWMB0 Capture and Compare Control, 0x400E 0040).....	124